[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20230609072906.2784594-1-wenst@chromium.org>
Date: Fri, 9 Jun 2023 15:29:01 +0800
From: Chen-Yu Tsai <wenst@...omium.org>
To: Matthias Brugger <matthias.bgg@...il.com>,
AngeloGioacchino Del Regno
<angelogioacchino.delregno@...labora.com>
Cc: Chen-Yu Tsai <wenst@...omium.org>, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-mediatek@...ts.infradead.org,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>
Subject: [PATCH v2 0/4] arm64: dts: mediatek: mt8186: More DVFS nodes
Hi,
This adds more of the DVFS stuff at the SoC .dtsi level. This includes
the CCI and GPU.
Changes since v1:
- Dropped opp-level property from CPU and CCI OPP tables
- Used "opp-supported-hw = <0xff>" for GPU base OPPs to denote "all
variations"
Please have a look and merge for this cycle if possible.
On another note, I'm still cleaning up the MT6366 regulator's binding.
We shouldn't upstream the boards until the PMIC is ready.
ChenYu
Chen-Yu Tsai (4):
arm64: dts: mediatek: mt8186: Add CCI node and CCI OPP table
arm64: dts: mediatek: mt8186: Wire up CPU frequency/voltage scaling
arm64: dts: mediatek: mt8186: Add GPU speed bin NVMEM cells
arm64: dts: mediatek: mt8186: Wire up GPU voltage/frequency scaling
arch/arm64/boot/dts/mediatek/mt8186.dtsi | 490 ++++++++++++++++++++++-
1 file changed, 489 insertions(+), 1 deletion(-)
--
2.41.0.162.gfafddb0af9-goog
Powered by blists - more mailing lists