[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ZIc+YdUPIAt6L4fi@smile.fi.intel.com>
Date: Mon, 12 Jun 2023 18:48:49 +0300
From: Andy Shevchenko <andriy.shevchenko@...ux.intel.com>
To: Rasmus Villemoes <linux@...musvillemoes.dk>
Cc: Alessandro Zummo <a.zummo@...ertech.it>,
Alexandre Belloni <alexandre.belloni@...tlin.com>,
devicetree@...r.kernel.org, Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>, linux-rtc@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH 5/8] rtc: isl12022: implement RTC_VL_READ and RTC_VL_CLR
ioctls
On Mon, Jun 12, 2023 at 01:30:55PM +0200, Rasmus Villemoes wrote:
> Hook up support for reading the values of the SR_LBAT85 and SR_LBAT75
> bits. Translate the former to "battery low", and the latter to
> "battery empty or not-present".
...
> +static int isl12022_read_sr(struct regmap *regmap)
> +{
> + int ret;
> + u32 val;
> +
> + ret = regmap_read(regmap, ISL12022_REG_SR, &val);
> + if (ret < 0)
> + return ret;
> + return val;
Wondering if the bit 31 is in use with this register (note, I haven't checked
the register width nor datasheet).
> +}
--
With Best Regards,
Andy Shevchenko
Powered by blists - more mailing lists