[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <fed4244c-445e-b05a-fbe4-4a70d236f9e0@microchip.com>
Date: Thu, 15 Jun 2023 07:46:17 +0000
From: <Claudiu.Beznea@...rochip.com>
To: <Varshini.Rajendran@...rochip.com>, <tglx@...utronix.de>,
<maz@...nel.org>, <robh+dt@...nel.org>,
<krzysztof.kozlowski+dt@...aro.org>, <conor+dt@...nel.org>,
<Nicolas.Ferre@...rochip.com>, <alexandre.belloni@...tlin.com>,
<davem@...emloft.net>, <edumazet@...gle.com>, <kuba@...nel.org>,
<pabeni@...hat.com>, <gregkh@...uxfoundation.org>,
<linux@...linux.org.uk>, <mturquette@...libre.com>,
<sboyd@...nel.org>, <sre@...nel.org>, <broonie@...nel.org>,
<arnd@...db.de>, <gregory.clement@...tlin.com>,
<sudeep.holla@....com>, <Balamanikandan.Gunasundar@...rochip.com>,
<Mihai.Sain@...rochip.com>, <linux-kernel@...r.kernel.org>,
<devicetree@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>, <netdev@...r.kernel.org>,
<linux-usb@...r.kernel.org>, <linux-clk@...r.kernel.org>,
<linux-pm@...r.kernel.org>
CC: <Hari.PrasathGE@...rochip.com>, <Cristian.Birsan@...rochip.com>,
<Durai.ManickamKR@...rochip.com>, <Manikandan.M@...rochip.com>,
<Dharma.B@...rochip.com>, <Nayabbasha.Sayed@...rochip.com>,
<Balakrishnan.S@...rochip.com>
Subject: Re: [PATCH 10/21] ARM: at91: Kconfig: add config flag for SAM9X7 SoC
On 03.06.2023 23:02, Varshini Rajendran wrote:
> Add config flag for sam9x7 SoC
>
> Signed-off-by: Varshini Rajendran <varshini.rajendran@...rochip.com>
> ---
> arch/arm/mach-at91/Kconfig | 21 +++++++++++++++++++--
> 1 file changed, 19 insertions(+), 2 deletions(-)
>
> diff --git a/arch/arm/mach-at91/Kconfig b/arch/arm/mach-at91/Kconfig
> index 3dd9e718661b..4463afd7298a 100644
> --- a/arch/arm/mach-at91/Kconfig
> +++ b/arch/arm/mach-at91/Kconfig
> @@ -143,11 +143,28 @@ config SOC_SAM9X60
> help
> Select this if you are using Microchip's SAM9X60 SoC
>
> +config SOC_SAM9X7
> + bool "SAM9X7"
> + depends on ARCH_MULTI_V5
> + select ATMEL_AIC5_IRQ
> + select ATMEL_PM if PM
> + select ATMEL_SDRAMC
> + select CPU_ARM926T
> + select HAVE_AT91_USB_CLK
> + select HAVE_AT91_GENERATED_CLK
> + select HAVE_AT91_SAM9X60_PLL
> + select MEMORY
> + select PINCTRL_AT91
> + select SOC_SAM_V4_V5
> + select SRAM if PM
> + help
> + Select this if you are using Microchip's SAM9X7 SoC
> +
> comment "Clocksource driver selection"
>
> config ATMEL_CLOCKSOURCE_PIT
> bool "Periodic Interval Timer (PIT) support"
> - depends on SOC_AT91SAM9 || SOC_SAM9X60 || SOC_SAMA5
> + depends on SOC_AT91SAM9 || SOC_SAM9X60 || SOC_SAM9X7 || SOC_SAMA5
> default SOC_AT91SAM9 || SOC_SAMA5
> select ATMEL_PIT
> help
> @@ -157,7 +174,7 @@ config ATMEL_CLOCKSOURCE_PIT
>
> config ATMEL_CLOCKSOURCE_TCB
> bool "Timer Counter Blocks (TCB) support"
> - default SOC_AT91RM9200 || SOC_AT91SAM9 || SOC_SAM9X60 || SOC_SAMA5
> + default SOC_AT91RM9200 || SOC_AT91SAM9 || SOC_SAM9X60 || SOC_SAM9X7 || SOC_SAMA5
You should also take into account PIT64B available in this file after TCB.
> select ATMEL_TCB_CLKSRC
> help
> Select this to get a high precision clocksource based on a
Powered by blists - more mailing lists