| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Sat, 24 Jun 2023 02:00:24 +0530
From: Varshini Rajendran <varshini.rajendran@...rochip.com>
To: <robh+dt@...nel.org>, <krzysztof.kozlowski+dt@...aro.org>,
<conor+dt@...nel.org>, <nicolas.ferre@...rochip.com>,
<alexandre.belloni@...tlin.com>, <claudiu.beznea@...rochip.com>,
<mturquette@...libre.com>, <sboyd@...nel.org>,
<herbert@...dor.apana.org.au>, <davem@...emloft.net>,
<vkoul@...nel.org>, <tglx@...utronix.de>, <maz@...nel.org>,
<lee@...nel.org>, <ulf.hansson@...aro.org>,
<tudor.ambarus@...aro.org>, <miquel.raynal@...tlin.com>,
<richard@....at>, <vigneshr@...com>, <edumazet@...gle.com>,
<kuba@...nel.org>, <pabeni@...hat.com>, <linus.walleij@...aro.org>,
<p.zabel@...gutronix.de>, <olivia@...enic.com>,
<a.zummo@...ertech.it>, <radu_nicolae.pirea@....ro>,
<richard.genoud@...il.com>, <gregkh@...uxfoundation.org>,
<lgirdwood@...il.com>, <broonie@...nel.org>,
<wim@...ux-watchdog.org>, <linux@...ck-us.net>, <arnd@...db.de>,
<olof@...om.net>, <soc@...nel.org>, <linux@...linux.org.uk>,
<sre@...nel.org>, <jerry.ray@...rochip.com>,
<horatiu.vultur@...rochip.com>, <durai.manickamkr@...rochip.com>,
<varshini.rajendran@...rochip.com>, <andrew@...n.ch>,
<alain.volmat@...s.st.com>, <neil.armstrong@...aro.org>,
<mihai.sain@...rochip.com>, <eugen.hristev@...labora.com>,
<devicetree@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>, <linux-clk@...r.kernel.org>,
<linux-crypto@...r.kernel.org>, <dmaengine@...r.kernel.org>,
<linux-i2c@...r.kernel.org>, <linux-mmc@...r.kernel.org>,
<linux-mtd@...ts.infradead.org>, <netdev@...r.kernel.org>,
<linux-gpio@...r.kernel.org>, <linux-rtc@...r.kernel.org>,
<linux-spi@...r.kernel.org>, <linux-serial@...r.kernel.org>,
<alsa-devel@...a-project.org>, <linux-usb@...r.kernel.org>,
<linux-watchdog@...r.kernel.org>, <linux-pm@...r.kernel.org>
CC: <Hari.PrasathGE@...rochip.com>, <cristian.birsan@...rochip.com>,
<balamanikandan.gunasundar@...rochip.com>,
<manikandan.m@...rochip.com>, <dharma.b@...rochip.com>,
<nayabbasha.sayed@...rochip.com>, <balakrishnan.s@...rochip.com>
Subject: [PATCH v2 13/45] dt-bindings: atmel-sysreg: add bindings for sam9x7
Add RAM controller, shutdown controller & SFR DT bindings.
Signed-off-by: Varshini Rajendran <varshini.rajendran@...rochip.com>
---
Documentation/devicetree/bindings/arm/atmel-sysregs.txt | 7 ++++---
1 file changed, 4 insertions(+), 3 deletions(-)
diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt
index ab1b352344ae..1e7349987d77 100644
--- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt
+++ b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt
@@ -11,7 +11,7 @@ PIT Timer required properties:
shared across all System Controller members.
PIT64B Timer required properties:
-- compatible: Should be "microchip,sam9x60-pit64b"
+- compatible: Should be "microchip,sam9x60-pit64b" or "microchip,sam9x7-pit64b"
- reg: Should contain registers location and length
- interrupts: Should contain interrupt for PIT64B timer
- clocks: Should contain the available clock sources for PIT64B timer.
@@ -31,6 +31,7 @@ RAMC SDRAM/DDR Controller required properties:
"atmel,at91sam9g45-ddramc",
"atmel,sama5d3-ddramc",
"microchip,sam9x60-ddramc",
+ "microchip,sam9x7-ddramc",
"microchip,sama7g5-uddrc"
- reg: Should contain registers location and length
@@ -89,7 +90,7 @@ SHDWC SAMA5D2-Compatible Shutdown Controller
required properties:
- compatible: should be "atmel,sama5d2-shdwc", "microchip,sam9x60-shdwc" or
- "microchip,sama7g5-shdwc"
+ "microchip,sama7g5-shdwc" or "microchip,sam9x7-shdwc"
- reg: should contain registers location and length
- clocks: phandle to input clock.
- #address-cells: should be one. The cell is the wake-up input index.
@@ -156,7 +157,7 @@ required properties:
- compatible: Should be "atmel,<chip>-sfr", "syscon" or
"atmel,<chip>-sfrbu", "syscon"
<chip> can be "sama5d3", "sama5d4" or "sama5d2".
- It also can be "microchip,sam9x60-sfr", "syscon".
+ It also can be "microchip,sam9x60-sfr" or "microchip,sam9x7-sfr", "syscon".
- reg: Should contain registers location and length
sfr@...38000 {
--
2.25.1
Powered by blists - more mailing lists