[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <b44b71d2-949f-8ae3-7369-4430e78de3ec@linaro.org>
Date: Fri, 23 Jun 2023 18:37:42 +0200
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: Komal Bajaj <quic_kbajaj@...cinc.com>,
Andy Gross <agross@...nel.org>,
Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio <konrad.dybcio@...aro.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Srinivas Kandagatla <srinivas.kandagatla@...aro.org>,
Conor Dooley <conor+dt@...nel.org>
Cc: linux-arm-msm@...r.kernel.org, linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org
Subject: Re: [PATCH v4 2/6] dt-bindings: cache: qcom,llcc: Add LLCC compatible
for QDU1000/QRU1000
On 23/06/2023 16:18, Komal Bajaj wrote:
> Add LLCC compatible for QDU1000/QRU1000 SoCs and add optional
> nvmem-cells and nvmem-cell-names property.
Your commit should explain why you are doing this. I can easily see from
the diff that you add nvmem-cells. But why?
>
> Signed-off-by: Komal Bajaj <quic_kbajaj@...cinc.com>
> ---
> Documentation/devicetree/bindings/cache/qcom,llcc.yaml | 10 ++++++++++
> 1 file changed, 10 insertions(+)
>
Best regards,
Krzysztof
Powered by blists - more mailing lists