lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <6497d4e5e9cb_2ed729496@dwillia2-xfh.jf.intel.com.notmuch>
Date:   Sat, 24 Jun 2023 22:47:17 -0700
From:   Dan Williams <dan.j.williams@...el.com>
To:     Dave Jiang <dave.jiang@...el.com>,
        Terry Bowman <terry.bowman@....com>,
        <alison.schofield@...el.com>, <vishal.l.verma@...el.com>,
        <ira.weiny@...el.com>, <bwidawsk@...nel.org>,
        <dan.j.williams@...el.com>, <Jonathan.Cameron@...wei.com>,
        <linux-cxl@...r.kernel.org>
CC:     <rrichter@....com>, <linux-kernel@...r.kernel.org>,
        <bhelgaas@...gle.com>
Subject: Re: [PATCH v7 25/27] PCI/AER: Forward RCH downstream port-detected
 errors to the CXL.mem dev handler

Dave Jiang wrote:
> 
> 
> On 6/22/23 13:55, Terry Bowman wrote:
> > From: Robert Richter <rrichter@....com>
> > 
> > In Restricted CXL Device (RCD) mode a CXL device is exposed as an
> > RCiEP, but CXL downstream and upstream ports are not enumerated and
> > not visible in the PCIe hierarchy. [1] Protocol and link errors from
> > these non-enumerated ports are signaled as internal AER errors, either
> > Uncorrectable Internal Error (UIE) or Corrected Internal Errors (CIE)
> > via an RCEC.
> > 
> > Restricted CXL host (RCH) downstream port-detected errors have the
> > Requster ID of the RCEC set in the RCEC's AER Error Source ID
> 
> s/Requster/Requester/

Thanks, fixed.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ