[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20230626093859.GS18491@pengutronix.de>
Date: Mon, 26 Jun 2023 11:38:59 +0200
From: Sascha Hauer <s.hauer@...gutronix.de>
To: Alibek Omarov <a1ba.omarov@...il.com>
Cc: linux-rockchip@...ts.infradead.org,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Heiko Stuebner <heiko@...ech.de>, linux-clk@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] clk: rockchip: rk3568: Add PLL rate for 101MHz
On Wed, Jun 14, 2023 at 04:47:16PM +0300, Alibek Omarov wrote:
> This patch adds PLL setting for not so common resolution as 1920x720-50.00,
> which can be set using 2500 horizontal signals and 808 vertical.
>
> Signed-off-by: Alibek Omarov <a1ba.omarov@...il.com>
Reviewed-by: Sascha Hauer <s.hauer@...gutronix.de>
> ---
> drivers/clk/rockchip/clk-rk3568.c | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/drivers/clk/rockchip/clk-rk3568.c b/drivers/clk/rockchip/clk-rk3568.c
> index f85902e2590c..5dae960af4ce 100644
> --- a/drivers/clk/rockchip/clk-rk3568.c
> +++ b/drivers/clk/rockchip/clk-rk3568.c
> @@ -79,6 +79,7 @@ static struct rockchip_pll_rate_table rk3568_pll_rates[] = {
> RK3036_PLL_RATE(135000000, 2, 45, 4, 1, 1, 0),
> RK3036_PLL_RATE(119000000, 3, 119, 4, 2, 1, 0),
> RK3036_PLL_RATE(108000000, 2, 45, 5, 1, 1, 0),
> + RK3036_PLL_RATE(101000000, 1, 101, 6, 4, 1, 0),
refdiv = 1
fbdiv = 101
postdiv1 = 6
postdiv2 = 4
((24000000/1)*101)/6/4 = 101000000
Ok.
Sascha
--
Pengutronix e.K. | |
Steuerwalder Str. 21 | http://www.pengutronix.de/ |
31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |
Powered by blists - more mailing lists