| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20230630121059.28748-4-zelong.dong@amlogic.com>
Date: Fri, 30 Jun 2023 20:10:59 +0800
From: zelong dong <zelong.dong@...ogic.com>
To: <narmstrong@...libre.com>, <p.zabel@...gutronix.de>,
<khilman@...libre.com>, Rob Herring <robh+dt@...nel.org>,
<martin.blumenstingl@...glemail.com>
CC: <linux-kernel@...r.kernel.org>,
<linux-amlogic@...ts.infradead.org>,
<linux-arm-kernel@...ts.infradead.org>, <jbrunet@...libre.com>,
<devicetree@...r.kernel.org>, <kelvin.zhang@...ogic.com>,
Zelong Dong <zelong.dong@...ogic.com>
Subject: [PATCH 3/3] arm64: dts: meson: add reset controller for Meson-C3 SoC
From: Zelong Dong <zelong.dong@...ogic.com>
Add the reset controller device of Meson-C3 SoC family
Signed-off-by: Zelong Dong <zelong.dong@...ogic.com>
---
arch/arm64/boot/dts/amlogic/amlogic-c3.dtsi | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/arch/arm64/boot/dts/amlogic/amlogic-c3.dtsi b/arch/arm64/boot/dts/amlogic/amlogic-c3.dtsi
index 60ad4f3eef9d..62684b7a684c 100644
--- a/arch/arm64/boot/dts/amlogic/amlogic-c3.dtsi
+++ b/arch/arm64/boot/dts/amlogic/amlogic-c3.dtsi
@@ -6,6 +6,7 @@
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/reset/amlogic,meson-c3-reset.h>
/ {
cpus {
@@ -82,6 +83,12 @@ uart_b: serial@...00 {
clock-names = "xtal", "pclk", "baud";
};
+ reset: reset-controller@...000 {
+ compatible = "amlogic,meson-c3-reset";
+ reg = <0x0 0x2000 0x0 0x98>;
+ #reset-cells = <1>;
+ };
+
};
};
};
--
2.35.1
Powered by blists - more mailing lists