[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <AS4PR04MB924427436A88CA83D3A8B4278F31A@AS4PR04MB9244.eurprd04.prod.outlook.com>
Date: Tue, 11 Jul 2023 22:55:22 +0000
From: "Mirela Rabulea (OSS)" <mirela.rabulea@....nxp.com>
To: Ming Qian <ming.qian@....com>,
"shawnguo@...nel.org" <shawnguo@...nel.org>,
"Mirela Rabulea (OSS)" <mirela.rabulea@....nxp.com>
CC: "robh+dt@...nel.org" <robh+dt@...nel.org>,
"s.hauer@...gutronix.de" <s.hauer@...gutronix.de>,
"kernel@...gutronix.de" <kernel@...gutronix.de>,
dl-linux-imx <linux-imx@....com>,
"linux-media@...r.kernel.org" <linux-media@...r.kernel.org>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: RE: [PATCH] arm64: dts: imx8-ss-img: Assign slot for imx jpeg
encoder/decoder
Hi Ming,
> -----Original Message-----
> From: Ming Qian <ming.qian@....com>
> Sent: Thursday, June 1, 2023 5:38 AM
> To: shawnguo@...nel.org; Mirela Rabulea (OSS) <mirela.rabulea@....nxp.com>
> Cc: robh+dt@...nel.org; s.hauer@...gutronix.de; kernel@...gutronix.de; dl-
> linux-imx <linux-imx@....com>; linux-media@...r.kernel.org;
> devicetree@...r.kernel.org; linux-arm-kernel@...ts.infradead.org; linux-
> kernel@...r.kernel.org
> Subject: [PATCH] arm64: dts: imx8-ss-img: Assign slot for imx jpeg
> encoder/decoder
>
> assign a single slot,
As I mentioned for the first patch of this series, I don't think it's ok to limit the driver to using just one slot, the slot which is hardcoded in the dts. I suggest to hold off this patch series until we have a more clear picture how we want to change it for imx9.
Regards,
Mirela
> configure interrupt and power domain only for 1 slot, not for the all 4 slots.
>
> Signed-off-by: Ming Qian <ming.qian@....com>
> ---
> .../arm64/boot/dts/freescale/imx8-ss-img.dtsi | 22 +++++--------------
> 1 file changed, 6 insertions(+), 16 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-img.dtsi
> b/arch/arm64/boot/dts/freescale/imx8-ss-img.dtsi
> index a90654155a88..176dcce24b64 100644
> --- a/arch/arm64/boot/dts/freescale/imx8-ss-img.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8-ss-img.dtsi
> @@ -18,10 +18,7 @@ img_ipg_clk: clock-img-ipg {
>
> jpegdec: jpegdec@...00000 {
> reg = <0x58400000 0x00050000>;
> - interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>,
> - <GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH>,
> - <GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH>,
> - <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>;
> + interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>;
> clocks = <&img_jpeg_dec_lpcg IMX_LPCG_CLK_0>,
> <&img_jpeg_dec_lpcg IMX_LPCG_CLK_4>;
> clock-names = "per", "ipg";
> @@ -29,18 +26,13 @@ jpegdec: jpegdec@...00000 {
> <&img_jpeg_dec_lpcg IMX_LPCG_CLK_4>;
> assigned-clock-rates = <200000000>, <200000000>;
> power-domains = <&pd IMX_SC_R_MJPEG_DEC_MP>,
> - <&pd IMX_SC_R_MJPEG_DEC_S0>,
> - <&pd IMX_SC_R_MJPEG_DEC_S1>,
> - <&pd IMX_SC_R_MJPEG_DEC_S2>,
> - <&pd IMX_SC_R_MJPEG_DEC_S3>;
> + <&pd IMX_SC_R_MJPEG_DEC_S0>;
> + slot = <0>;
> };
>
> jpegenc: jpegenc@...50000 {
> reg = <0x58450000 0x00050000>;
> - interrupts = <GIC_SPI 305 IRQ_TYPE_LEVEL_HIGH>,
> - <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH>,
> - <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>,
> - <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>;
> + interrupts = <GIC_SPI 305 IRQ_TYPE_LEVEL_HIGH>;
> clocks = <&img_jpeg_enc_lpcg IMX_LPCG_CLK_0>,
> <&img_jpeg_enc_lpcg IMX_LPCG_CLK_4>;
> clock-names = "per", "ipg";
> @@ -48,10 +40,8 @@ jpegenc: jpegenc@...50000 {
> <&img_jpeg_enc_lpcg IMX_LPCG_CLK_4>;
> assigned-clock-rates = <200000000>, <200000000>;
> power-domains = <&pd IMX_SC_R_MJPEG_ENC_MP>,
> - <&pd IMX_SC_R_MJPEG_ENC_S0>,
> - <&pd IMX_SC_R_MJPEG_ENC_S1>,
> - <&pd IMX_SC_R_MJPEG_ENC_S2>,
> - <&pd IMX_SC_R_MJPEG_ENC_S3>;
> + <&pd IMX_SC_R_MJPEG_ENC_S0>;
> + slot = <0>;
> };
>
> img_jpeg_dec_lpcg: clock-controller@...d0000 {
> --
> 2.38.1
Powered by blists - more mailing lists