[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20230712-unsold-impound-02608d701dfb@spud>
Date: Wed, 12 Jul 2023 18:01:36 +0100
From: Conor Dooley <conor@...nel.org>
To: Palmer Dabbelt <palmer@...belt.com>
Cc: xingyu.wu@...rfivetech.com, linux-riscv@...ts.infradead.org,
devicetree@...r.kernel.org, mturquette@...libre.com,
sboyd@...nel.org, p.zabel@...gutronix.de, kernel@...il.dk,
robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org,
Paul Walmsley <paul.walmsley@...ive.com>,
aou@...s.berkeley.edu, hal.feng@...rfivetech.com,
linux-kernel@...r.kernel.org, linux-clk@...r.kernel.org
Subject: Re: [PATCH v7 0/9] Add STG/ISP/VOUT clock and reset drivers for
StarFive JH7110
On Wed, Jul 12, 2023 at 09:50:37AM -0700, Palmer Dabbelt wrote:
> On Wed, 12 Jul 2023 02:19:58 PDT (-0700), xingyu.wu@...rfivetech.com wrote:
> > This patch serises are base on the basic JH7110 SYSCRG/AONCRG
> > drivers and add new partial clock drivers and reset supports
> > about System-Top-Group(STG), Image-Signal-Process(ISP)
> > and Video-Output(VOUT) for the StarFive JH7110 RISC-V SoC. These
> > clocks and resets could be used by DMA, VIN and Display modules.
> Happy to take it through the RISC-V tree if folks want, but IMO it's
> probably better aimed at the clock/reset folks. Either way I'd want to give
> them a chance to ack/review it, so I'm going to drop it from my list.
>
> Acked-by: Palmer Dabbelt <palmer@...osinc.com>
I had a look through it & I am generally happy with it - everything has
either an R-b from DT folk or Hal on the drivers.
I was going to propose the same thing as the PLL patchset - if Emil is
happy with it, then I intend sending Stephen a PR for the drivers &
bindings.
Thanks,
Conor.
Download attachment "signature.asc" of type "application/pgp-signature" (229 bytes)
Powered by blists - more mailing lists