linux-kernel - [PATCH v4 5/6] dt-bindings: mmc: sdhci-cadence: SD6 support

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20230717125146.16791-6-pmalgujar@marvell.com>
Date:   Mon, 17 Jul 2023 05:51:45 -0700
From:   Piyush Malgujar <pmalgujar@...vell.com>
To:     <linux-mmc@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
        <adrian.hunter@...el.com>, <ulf.hansson@...aro.org>,
        <p.zabel@...gutronix.de>, <robh+dt@...nel.org>,
        <krzysztof.kozlowski+dt@...aro.org>, <conor+dt@...nel.org>,
        <yamada.masahiro@...ionext.com>, <devicetree@...r.kernel.org>
CC:     <jannadurai@...vell.com>, <cchavva@...vell.com>,
        Piyush Malgujar <pmalgujar@...vell.com>
Subject: [PATCH v4 5/6] dt-bindings: mmc: sdhci-cadence: SD6 support

From: Jayanthi Annadurai <jannadurai@...vell.com>

Add support for SD6 controller on Marvell CN10K series SOCs. The
existing sd4hc is not compatible with the SD6 changes.

Signed-off-by: Jayanthi Annadurai <jannadurai@...vell.com>
Signed-off-by: Piyush Malgujar <pmalgujar@...vell.com>
---
 .../devicetree/bindings/mmc/cdns,sdhci.yaml   | 52 ++++++++++++++++---
 1 file changed, 45 insertions(+), 7 deletions(-)

diff --git a/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml b/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml
index 6c40611405a08717520f4ce3a78a9cb8dd9aac69..51f44c00a50505684c7c7c49c59c1ebd8d85d5d0 100644
--- a/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml
+++ b/Documentation/devicetree/bindings/mmc/cdns,sdhci.yaml
@@ -4,19 +4,23 @@
 $id: http://devicetree.org/schemas/mmc/cdns,sdhci.yaml#
 $schema: http://devicetree.org/meta-schemas/core.yaml#
 
-title: Cadence SD/SDIO/eMMC Host Controller (SD4HC)
+title: Cadence SD/SDIO/eMMC Host Controller (SD4HC, SD6HC)
 
 maintainers:
   - Masahiro Yamada <yamada.masahiro@...ionext.com>
 
 properties:
   compatible:
-    items:
-      - enum:
-          - amd,pensando-elba-sd4hc
-          - microchip,mpfs-sd4hc
-          - socionext,uniphier-sd4hc
-      - const: cdns,sd4hc
+    oneOf:
+      - items:
+          - enum:
+              - amd,pensando-elba-sd4hc
+              - microchip,mpfs-sd4hc
+              - socionext,uniphier-sd4hc
+          - const: cdns,sd4hc
+
+      - items:
+          - const: marvell,cdns-sd6hc
 
   reg:
     minItems: 1
@@ -139,6 +143,40 @@ allOf:
         reg:
           maxItems: 1
 
+  - if:
+      properties:
+        compatible:
+          contains:
+            const: marvell,cdns-sd6hc
+
+    then:
+      properties:
+        marvell,iocell-input-delay-ps:
+          description: Delay in ps across the input IO cells
+
+        marvell,iocell-output-delay-ps:
+          description: Delay in ps across the output IO cells
+
+        marvell,delay-element-ps:
+          description: Delay element in ps used for calculating phy timings
+
+        marvell,read-dqs-cmd-delay-ps:
+          description: Command delay used in HS200 tuning
+
+        marvell,tune-val-start-ps:
+          description: Staring value of data delay used in HS200 tuning
+
+        marvell,tune-val-step-ps:
+          description: Incremental value of data delay used in HS200 tuning
+
+      required:
+        - marvell,iocell-input-delay-ps
+        - marvell,iocell-output-delay-ps
+        - marvell,delay-element-ps
+        - marvell,read-dqs-cmd-delay-ps
+        - marvell,tune-val-start-ps
+        - marvell,tune-val-step-ps
+
 unevaluatedProperties: false
 
 examples:
-- 
2.17.1