[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ZLaSpFFBzP_Yz5yY@hovoldconsulting.com>
Date: Tue, 18 Jul 2023 15:24:52 +0200
From: Johan Hovold <johan@...nel.org>
To: Konrad Dybcio <konrad.dybcio@...aro.org>
Cc: Bjorn Andersson <andersson@...nel.org>,
Andy Gross <agross@...nel.org>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>,
Marijn Suijten <marijn.suijten@...ainline.org>,
linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org, devicetree@...r.kernel.org
Subject: Re: [PATCH 07/15] clk: qcom: gpucc-sm6115: Add runtime PM
On Mon, Jul 17, 2023 at 05:19:14PM +0200, Konrad Dybcio wrote:
> The GPU_CC block on SM6115 is powered by the VDD_CX rail. We need to
> ensure that it's enabled to prevent unwanted power collapse.
This bit is not correct, the power domain would not have been disabled
until you enable runtime PM as part of this very patch.
I noticed similar claims have incorrectly been made in the past, for
example, in the recent:
2a541abd9837 clk: qcom: gcc-sc8280xp: Add runtime PM
and older:
a91c483b42fa ("clk: qcom: videocc-sm8250: use runtime PM for the clock controller")
Johan
Powered by blists - more mailing lists