lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <64B91840.6040801@hisilicon.com>
Date:   Thu, 20 Jul 2023 19:19:28 +0800
From:   Wei Xu <xuwei5@...ilicon.com>
To:     Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>,
        Rob Herring <robh+dt@...nel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
        Conor Dooley <conor+dt@...nel.org>,
        <linux-arm-kernel@...ts.infradead.org>,
        <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] arm64: dts: hisilicon: minor whitespace cleanup around
 '='

Hi Krzysztof,

On 2023/7/3 2:53, Krzysztof Kozlowski wrote:
> The DTS code coding style expects exactly one space before and after '='
> sign.
> 
> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>

Applied to the HiSilicon arm64 dt tree.
Thanks!

Best Regards,
Wei

> ---
>  arch/arm64/boot/dts/hisilicon/hi6220.dtsi | 22 +++++++++++-----------
>  1 file changed, 11 insertions(+), 11 deletions(-)
> 
> diff --git a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
> index b7e2cbf466b3..f29a3e471288 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
> @@ -1032,17 +1032,17 @@ mali: gpu@...80000 {
>  			compatible = "hisilicon,hi6220-mali", "arm,mali-450";
>  			reg = <0x0 0xf4080000 0x0 0x00040000>;
>  			interrupt-parent = <&gic>;
> -			interrupts =	<GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> -					<GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> -					<GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> -					<GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> -					<GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> -					<GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> -					<GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> -					<GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> -					<GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> -					<GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> -					<GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>;
> +			interrupts = <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> +				     <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> +				     <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> +				     <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> +				     <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> +				     <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> +				     <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> +				     <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> +				     <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> +				     <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> +				     <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>;
>  
>  			interrupt-names = "gp",
>  					  "gpmmu",
> 

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ