[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <87y1ja3daw.ffs@tglx>
Date: Thu, 20 Jul 2023 15:47:19 +0200
From: Thomas Gleixner <tglx@...utronix.de>
To: Peter Zijlstra <peterz@...radead.org>,
Marc Gonzalez <marc.w.gonzalez@...e.fr>
Cc: x86@...nel.org, LKML <linux-kernel@...r.kernel.org>
Subject: Re: [patch 00/58] x86/apic: Decrapification and static calls
On Thu, Jul 20 2023 at 15:13, Peter Zijlstra wrote:
> On Thu, Jul 20, 2023 at 02:43:55PM +0200, Marc Gonzalez wrote:
>> flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe nx lm constant_tsc arch_perfmon pebs bts cpuid aperfmperf pni dtes64 monitor ds_cpl vmx tm2 ssse3 cx16 xtpr pdcm movbe lahf_lm tpr_shadow vnmi flexpriority vpid dtherm
>> vmx flags : vnmi flexpriority tsc_offset vtpr vapic
>> bugs :
>> bogomips : 2400.76
>> clflush size : 64
>> cache_alignment : 64
>> address sizes : 32 bits physical, 48 bits virtual
>> power management:
>
> But that's a 64bit chip, no? lm, cx16
The fun is that this is one of those chips which are per technical
specification not supporting long mode. They advertise long mode in
CPUID and it actually works. There are quite a few ATOM models out there
which have the same "feature".
Thansk,
tglx
Powered by blists - more mailing lists