[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20230721083821.1820881-1-Meng.Li@windriver.com>
Date: Fri, 21 Jul 2023 16:38:21 +0800
From: Meng Li <Meng.Li@...driver.com>
To: dinguyen@...nel.org, robh+dt@...nel.org,
krzysztof.kozlowski+dt@...aro.org, conor+dt@...nel.org,
devicetree@...r.kernel.org
Cc: linux-kernel@...r.kernel.org, meng.li@...driver.com
Subject: [v2 PATCH] arm64: dts: stratix10: add new compatible for Intel SoCFPGA Stratix10 platform
Intel Stratix10 is very the same with Agilex platform, the DWC2 IP on
the Stratix platform also does not support clock-gating. The commit
3d8d3504d233("usb: dwc2: Add platform specific data for Intel's Agilex")
had fixed this issue. So, add the essential compatible to also use the
specific data on Stratix10 platform.
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Signed-off-by: Meng Li <Meng.Li@...driver.com>
---
v2:
- Add SoC specific compatible as per Krzysztof comment
---
arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi b/arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi
index 41c9eb51d0ee..46691e72f46b 100644
--- a/arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi
+++ b/arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi
@@ -491,7 +491,7 @@ usbphy0: usbphy@0 {
};
usb0: usb@...00000 {
- compatible = "snps,dwc2";
+ compatible = "intel,socfpga-stratix10-hsotg", "intel,socfpga-agilex-hsotg", "snps,dwc2";
reg = <0xffb00000 0x40000>;
interrupts = <0 93 4>;
phys = <&usbphy0>;
@@ -505,7 +505,7 @@ usb0: usb@...00000 {
};
usb1: usb@...40000 {
- compatible = "snps,dwc2";
+ compatible = "intel,socfpga-stratix10-hsotg", "intel,socfpga-agilex-hsotg", "snps,dwc2";
reg = <0xffb40000 0x40000>;
interrupts = <0 94 4>;
phys = <&usbphy0>;
--
2.34.1
Powered by blists - more mailing lists