[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <866eab3e30a18c50742a75d62aee223fdc7e3cee.camel@linuxfromscratch.org>
Date: Thu, 27 Jul 2023 08:14:57 +0800
From: Xi Ruoyao <xry111@...uxfromscratch.org>
To: Jisheng Zhang <jszhang@...nel.org>
Cc: Conor Dooley <conor.dooley@...rochip.com>,
Thomas Gleixner <tglx@...utronix.de>,
Marc Zyngier <maz@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>,
Palmer Dabbelt <palmer@...belt.com>,
Paul Walmsley <paul.walmsley@...ive.com>,
Albert Ou <aou@...s.berkeley.edu>,
Daniel Lezcano <daniel.lezcano@...aro.org>,
Guo Ren <guoren@...nel.org>, Fu Wei <wefu@...hat.com>,
linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
linux-riscv@...ts.infradead.org
Subject: Re: [PATCH v3 0/8] Add Sipeed Lichee Pi 4A RISC-V board support
On Wed, 2023-07-26 at 23:00 +0800, Jisheng Zhang wrote:
> which dts r u using? see below.
>
> >
> > Or maybe my toolchain (GCC 13.1.0, Binutils-2.40, with no patches) can
> > miscompile the kernel?
/* snip */
> > Boot HART ID : 0
> > Boot HART Domain : root
> > Boot HART Priv Version : v1.11
> > Boot HART Base ISA : rv64imafdcvx
>
> what? I don't think the mainline dts provide v and x.
I copied the compiled arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dtb
into /boot and loaded it with u-boot "load" command onto 0x46000000, and
passed this address to the booti command.
But maybe I've copied the wrong file or made some other mistake... I'll
recheck.
Powered by blists - more mailing lists