[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20230801175007.kd5j3c6ygjyn5wh5@mercury.elektranox.org>
Date: Tue, 1 Aug 2023 19:50:07 +0200
From: Sebastian Reichel <sebastian.reichel@...labora.com>
To: Elaine Zhang <zhangqing@...k-chips.com>
Cc: mturquette@...libre.com, sboyd@...nel.org,
kever.yang@...k-chips.com, heiko@...ech.de,
linux-clk@...r.kernel.org, linux-rockchip@...ts.infradead.org,
linux-kernel@...r.kernel.org, huangtao@...k-chips.com
Subject: Re: [RESEND PATCH v2 0/3] clk: rockchip: add GATE_LINK
Hi,
On Tue, Aug 01, 2023 at 03:43:54PM +0800, Elaine Zhang wrote:
> Recent Rockchip SoCs have a new hardware block called Native Interface
> Unit (NIU), which gates clocks to devices behind them. These effectively
> need two parent clocks.
> Use GATE_LINK to handle this.
>
> change in V2:
> [PATCH v2 1/3]: fix reported warnings
> [PATCH v2 2/3]: Bindings submit independent patches
> [PATCH v2 3/3]: fix reported warnings
>
> Elaine Zhang (3):
> clk: rockchip: add support for gate link
> dt-bindings: clock: rk3588: export PCLK_VO1GRF clk id
> clk: rockchip: rk3588: Adjust the GATE_LINK parameter
>
> drivers/clk/rockchip/Makefile | 1 +
> drivers/clk/rockchip/clk-gate-link.c | 189 ++++++++++++++++++
> drivers/clk/rockchip/clk-rk3588.c | 110 +++++-----
> drivers/clk/rockchip/clk.c | 7 +
> drivers/clk/rockchip/clk.h | 22 ++
> .../dt-bindings/clock/rockchip,rk3588-cru.h | 3 +-
> 6 files changed, 280 insertions(+), 52 deletions(-)
> create mode 100644 drivers/clk/rockchip/clk-gate-link.c
The series is
Tested-by: Sebastian Reichel <sebastian.reichel@...labora.com>
-- Sebastian
Download attachment "signature.asc" of type "application/pgp-signature" (834 bytes)
Powered by blists - more mailing lists