[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <eaa7758e-9ff4-a039-7f94-734f63c72ba6@huaweicloud.com>
Date: Thu, 10 Aug 2023 10:18:36 +0800
From: "Leizhen (ThunderTown)" <thunder.leizhen@...weicloud.com>
To: Will Deacon <will@...nel.org>
Cc: Robin Murphy <robin.murphy@....com>,
Joerg Roedel <joro@...tes.org>, iommu@...ts.linux.dev,
linux-kernel@...r.kernel.org,
Zhen Lei <thunder.leizhen@...wei.com>,
Tanmay Jagdale <tanmay@...vell.com>,
Jonathan Cameron <Jonathan.Cameron@...wei.com>, jgg@...pe.ca
Subject: Re: [PATCH v2 0/2] iommu/arm-smmu-v3: Add support for ECMDQ register
mode
On 2023/8/9 21:56, Will Deacon wrote:
> On Wed, Aug 09, 2023 at 09:13:01PM +0800, thunder.leizhen@...weicloud.com wrote:
>> From: Zhen Lei <thunder.leizhen@...wei.com>
>>
>> v1 --> v2:
>
> Jason previously asked about performance numbers for ECMDQ:
>
> https://lore.kernel.org/r/ZL6n3f01yV7tc4yH@ziepe.ca
>
> Do you have any?
I asked my colleagues in the chip department, and they said that the chip
was not commercially available and the specific data could not be disclosed.
However, to be sure, the performance has improved, but not by much, the
public benchmark is only about 5%. Your optimization patch was so perfect
that it ruined our jobs.
However, since Marvell also implements ECMDQ, there are at least two users.
Do we think about making it available first?
>
> Will
> .
>
--
Regards,
Zhen Lei
Powered by blists - more mailing lists