linux-kernel - Re: [PATCH 01/11] interconnect: qcom: qdu1000: Set ACV enable

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <20230811181917.GA1864@hu-mdtipton-lv.qualcomm.com>
Date:   Fri, 11 Aug 2023 11:19:17 -0700
From:   Mike Tipton <quic_mdtipton@...cinc.com>
To:     Konrad Dybcio <konrad.dybcio@...aro.org>
CC:     Andy Gross <agross@...nel.org>,
        Bjorn Andersson <andersson@...nel.org>,
        Georgi Djakov <djakov@...nel.org>,
        Melody Olvera <quic_molvera@...cinc.com>,
        Odelu Kukatla <okukatla@...eaurora.org>,
        Richard Acayan <mailingradian@...il.com>,
        David Dai <daidavid1@...eaurora.org>,
        Rob Herring <robh@...nel.org>,
        Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
        "Luca Weiss" <luca.weiss@...rphone.com>,
        Sibi Sankar <sibis@...eaurora.org>,
        Jonathan Marek <jonathan@...ek.ca>,
        Vinod Koul <vkoul@...nel.org>,
        "Marijn Suijten" <marijn.suijten@...ainline.org>,
        <linux-arm-msm@...r.kernel.org>, <linux-pm@...r.kernel.org>,
        <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH 01/11] interconnect: qcom: qdu1000: Set ACV enable_mask

On Fri, Aug 11, 2023 at 03:04:08PM +0200, Konrad Dybcio wrote:
> ACV expects an enable_mask corresponding to the APPS RSC, fill it in.
> 
> Fixes: 1f51339f7dd0 ("interconnect: qcom: Add QDU1000/QRU1000 interconnect driver")
> Signed-off-by: Konrad Dybcio <konrad.dybcio@...aro.org>
> ---
>  drivers/interconnect/qcom/bcm-voter.h | 2 ++
>  drivers/interconnect/qcom/qdu1000.c   | 1 +
>  2 files changed, 3 insertions(+)
> 
> diff --git a/drivers/interconnect/qcom/bcm-voter.h b/drivers/interconnect/qcom/bcm-voter.h
> index b4d36e349f3c..da92267877f9 100644
> --- a/drivers/interconnect/qcom/bcm-voter.h
> +++ b/drivers/interconnect/qcom/bcm-voter.h
> @@ -16,4 +16,6 @@ struct bcm_voter *of_bcm_voter_get(struct device *dev, const char *name);
>  void qcom_icc_bcm_voter_add(struct bcm_voter *voter, struct qcom_icc_bcm *bcm);
>  int qcom_icc_bcm_voter_commit(struct bcm_voter *voter);
>  
> +#define ACV_RSC_APPS		BIT(3)

This isn't entirely common to all chips. It's been BIT(3) for most of
history and is for all the chips in the series. But there upcoming chips
where it'll be different. There are only a finite number of ACV bits
available, so depending on the requirements they can be repurposed. We
should probably just have the raw mask defined in the target files.

> + #endif diff --git a/drivers/interconnect/qcom/qdu1000.c
> b/drivers/interconnect/qcom/qdu1000.c index bf800dd7d4ba..c504bf348294
> 100644 --- a/drivers/interconnect/qcom/qdu1000.c
> +++ b/drivers/interconnect/qcom/qdu1000.c
> @@ -769,6 +769,7 @@ static struct qcom_icc_node xs_sys_tcu_cfg = {
>  
>  static struct qcom_icc_bcm bcm_acv = {
>  	.name = "ACV",
> +	.enable_mask = ACV_RSC_APPS,
>  	.num_nodes = 1,
>  	.nodes = { &ebi },
>  };
> 
> -- 
> 2.41.0
>