lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <7eaca76f-e7ad-cb1c-5a1d-5a2b68357e9c@quicinc.com>
Date:   Wed, 23 Aug 2023 18:24:55 +0800
From:   Jie Luo <quic_luoj@...cinc.com>
To:     Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>,
        <andersson@...nel.org>, <agross@...nel.org>,
        <konrad.dybcio@...aro.org>, <mturquette@...libre.com>,
        <sboyd@...nel.org>, <robh+dt@...nel.org>,
        <krzysztof.kozlowski+dt@...aro.org>, <conor+dt@...nel.org>,
        <catalin.marinas@....com>, <will@...nel.org>,
        <p.zabel@...gutronix.de>
CC:     <linux-arm-msm@...r.kernel.org>, <linux-clk@...r.kernel.org>,
        <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
        <quic_srichara@...cinc.com>
Subject: Re: [PATCH v5 2/4] dt-bindings: clock: add qca8386/qca8084 clock and
 reset definitions



On 8/23/2023 6:11 PM, Krzysztof Kozlowski wrote:
> On 23/08/2023 10:50, Luo Jie wrote:
>> QCA8386/QCA8084 includes the clock & reset controller that is
>> accessed by MDIO bus. Two work modes are supported, qca8386 works
>> as switch mode, qca8084 works as PHY mode.
>>
>> Signed-off-by: Luo Jie <quic_luoj@...cinc.com>
> 
> You ignored tag, so I wrote you friendly reminder. You responded:
> 
> "Okay, got it, thanks Krzysztof for the reminder."
> 
> so again you ignored the tag?
> 
> No, come on. Doing mistakes is fine. Doing the same mistakes over and
> over is not fine.
> 
> Best regards,
> Krzysztof
> 
oh, sorry for missed stating the reason for the tag removed, this patch 
is updated, i forget to state the reason that the register address is 
changed from 24 to 0x10, i will keep this in mind and add this info in 
the next patch set.

Thanks Krzysztof for this reminder.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ