[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <868da572-cff1-42b6-9931-06b6a8c73809@linaro.org>
Date: Thu, 24 Aug 2023 10:47:19 +0200
From: Konrad Dybcio <konrad.dybcio@...aro.org>
To: Kathiravan T <quic_kathirav@...cinc.com>,
Devi Priya <quic_devipriy@...cinc.com>, agross@...nel.org,
andersson@...nel.org, mturquette@...libre.com, sboyd@...nel.org,
robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org,
conor+dt@...nel.org, catalin.marinas@....com, will@...nel.org,
p.zabel@...gutronix.de, richardcochran@...il.com, arnd@...db.de,
geert+renesas@...der.be, neil.armstrong@...aro.org,
nfraprado@...labora.com, rafal@...ecki.pl,
linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, netdev@...r.kernel.org
Cc: quic_saahtoma@...cinc.com
Subject: Re: [PATCH 3/6] dt-bindings: clock: Add ipq9574 NSSCC clock and reset
definitions
On 24.08.2023 07:18, Kathiravan T wrote:
>
> On 7/11/2023 3:05 PM, Devi Priya wrote:
>> Add NSSCC clock and reset definitions for ipq9574.
>>
>> Signed-off-by: Devi Priya <quic_devipriy@...cinc.com>
>> ---
>> .../bindings/clock/qcom,ipq9574-nsscc.yaml | 76 +++++++++
>> .../dt-bindings/clock/qcom,ipq9574-nsscc.h | 152 ++++++++++++++++++
>> .../dt-bindings/reset/qcom,ipq9574-nsscc.h | 134 +++++++++++++++
>> 3 files changed, 362 insertions(+)
>> create mode 100644 Documentation/devicetree/bindings/clock/qcom,ipq9574-nsscc.yaml
>> create mode 100644 include/dt-bindings/clock/qcom,ipq9574-nsscc.h
>> create mode 100644 include/dt-bindings/reset/qcom,ipq9574-nsscc.h
>>
>> diff --git a/Documentation/devicetree/bindings/clock/qcom,ipq9574-nsscc.yaml b/Documentation/devicetree/bindings/clock/qcom,ipq9574-nsscc.yaml
>> new file mode 100644
>> index 000000000000..1e8754760785
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/clock/qcom,ipq9574-nsscc.yaml
>> @@ -0,0 +1,76 @@
>> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
>> +%YAML 1.2
>> +---
>> +$id: http://devicetree.org/schemas/clock/qcom,ipq9574-nsscc.yaml#
>> +$schema: http://devicetree.org/meta-schemas/core.yaml#
>> +
>> +title: Qualcomm Networking Sub System Clock & Reset Controller on IPQ9574
>> +
>> +maintainers:
>> + - Bjorn Andersson <andersson@...nel.org>
>> + - Anusha Rao <quic_anusha@...cinc.com>
>> +
>> +description: |
>> + Qualcomm networking sub system clock control module provides the clocks,
>> + resets and power domains on IPQ9574
>> +
>> + See also::
>> + include/dt-bindings/clock/qcom,ipq9574-nsscc.h
>> + include/dt-bindings/reset/qcom,ipq9574-nsscc.h
>> +
>> +properties:
>> + compatible:
>> + const: qcom,ipq9574-nsscc
>> +
>> + clocks:
>> + items:
>> + - description: Bias PLL cc clock source
>> + - description: Bias PLL nss noc clock source
>> + - description: Bias PLL ubi nc clock source
>> + - description: GCC GPLL0 out aux clock source
>> + - description: Uniphy0 GCC Rx clock source
>> + - description: Uniphy0 GCC Tx clock source
>> + - description: Uniphy1 GCC Rx clock source
>> + - description: Uniphy1 GCC Tx clock source
>> + - description: Uniphy2 GCC Rx clock source
>> + - description: Uniphy2 GCC Tx clock source
>
>
> These are UniphyX *NSS* TX/RX clock source?
Wouldn't that be "source from GCC"?
Konrad
Powered by blists - more mailing lists