linux-kernel - RE: [PATCH v1] firmware: imx: scu-pd: Add missed PCIEA SATA0 and SERDES0 power domains

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <AS8PR04MB8676BEC9BC60872589519BCF8CE0A@AS8PR04MB8676.eurprd04.prod.outlook.com>
Date:   Mon, 28 Aug 2023 01:11:11 +0000
From:   Hongxing Zhu <hongxing.zhu@....com>
To:     Marcel Ziswiler <marcel.ziswiler@...adex.com>,
        "s.hauer@...gutronix.de" <s.hauer@...gutronix.de>,
        "festevam@...il.com" <festevam@...il.com>,
        Clark Wang <xiaoning.wang@....com>,
        Frank Li <frank.li@....com>,
        "shawnguo@...nel.org" <shawnguo@...nel.org>
CC:     "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>,
        "kernel@...gutronix.de" <kernel@...gutronix.de>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        dl-linux-imx <linux-imx@....com>
Subject: RE: [PATCH v1] firmware: imx: scu-pd: Add missed PCIEA SATA0 and
 SERDES0 power domains

> -----Original Message-----
> From: Marcel Ziswiler <marcel.ziswiler@...adex.com>
> Sent: 2023年8月26日 15:34
> To: s.hauer@...gutronix.de; festevam@...il.com; Clark Wang
> <xiaoning.wang@....com>; Frank Li <frank.li@....com>; Hongxing Zhu
> <hongxing.zhu@....com>; shawnguo@...nel.org
> Cc: linux-arm-kernel@...ts.infradead.org; kernel@...gutronix.de;
> linux-kernel@...r.kernel.org; dl-linux-imx <linux-imx@....com>
> Subject: Re: [PATCH v1] firmware: imx: scu-pd: Add missed PCIEA SATA0 and
> SERDES0 power domains
> 
> Hi Richard Zhu
> 
> Thanks!
> 
> How about the dc1 and gpu1 ones?
> 
> On Fri, 2023-08-25 at 15:47 +0800, Richard Zhu wrote:
> > Add missed PCIEA, SATA0 and SERDES0 power domains for HSIO SS.
> >
> > Signed-off-by: Richard Zhu <hongxing.zhu@....com>
> 
> Reviewed-by: Marcel Ziswiler <marcel.ziswiler@...adex.com>
> 
Hi Marcel:
Thanks.
I just add the HSIO SS PDs, and verified with my local HSIO support patches.
Since I can't verify the dc1 and gpu1 ones now, so I didn't add them this time.

Best Regards
Richard Zhu

> > ---
> >  drivers/firmware/imx/scu-pd.c | 3 +++
> >  1 file changed, 3 insertions(+)
> >
> > diff --git a/drivers/firmware/imx/scu-pd.c
> > b/drivers/firmware/imx/scu-pd.c index 84b673427073..7b8c2689b49c
> > 100644
> > --- a/drivers/firmware/imx/scu-pd.c
> > +++ b/drivers/firmware/imx/scu-pd.c
> > @@ -165,7 +165,10 @@ static const struct imx_sc_pd_range
> > imx8qxp_scu_pd_ranges[] = {
> >         { "gpu0-pid", IMX_SC_R_GPU_0_PID0, 4, true, 0 },
> >
> >         /* HSIO SS */
> > +       { "pcie-a", IMX_SC_R_PCIE_A, 1, false, 0 },
> >         { "pcie-b", IMX_SC_R_PCIE_B, 1, false, 0 },
> > +       { "sata-0", IMX_SC_R_SATA_0, 1, false, 0 },
> > +       { "serdes-0", IMX_SC_R_SERDES_0, 1, false, 0 },
> >         { "serdes-1", IMX_SC_R_SERDES_1, 1, false, 0 },
> >         { "hsio-gpio", IMX_SC_R_HSIO_GPIO, 1, false, 0 },
> 
> Cheers
> 
> Marcel