lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ZO5ALPl/Li+Fr1SC@gmail.com>
Date:   Tue, 29 Aug 2023 20:59:56 +0200
From:   Ingo Molnar <mingo@...nel.org>
To:     kan.liang@...ux.intel.com
Cc:     peterz@...radead.org, mingo@...hat.com,
        linux-kernel@...r.kernel.org, dapeng1.mi@...ux.intel.com,
        zhenyuw@...ux.intel.com
Subject: Re: [PATCH 0/6] Cleanup Intel PMU initialization code


* kan.liang@...ux.intel.com <kan.liang@...ux.intel.com> wrote:

> From: Kan Liang <kan.liang@...ux.intel.com>
> 
> The patch set is to clean up the Intel PMU initialization code. There is
> no functional change.
> 
> Kan Liang (6):
>   perf/x86/intel: Use the common uarch name for the shared functions
>   perf/x86/intel: Factor out the initialization code for SPR
>   perf/x86/intel: Factor out the initialization code for ADL e-core
>   perf/x86/intel: Apply the common initialization code for ADL
>   perf/x86/intel: Cleanup the hybrid CPU type
>   perf/x86/intel: Add common intel_pmu_init_hybrid
> 
>  arch/x86/events/core.c       |   6 +-
>  arch/x86/events/intel/core.c | 397 ++++++++++++++++++-----------------
>  arch/x86/events/intel/ds.c   |   4 +-
>  arch/x86/events/perf_event.h |  37 ++--
>  4 files changed, 226 insertions(+), 218 deletions(-)

Applied, thanks.

	Ingo

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ