linux-kernel - Re: [PATCH v4 0/2] RISC-V: Probe for misaligned access speed

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-Id: <169342742851.1913.116474602408550824.git-patchwork-notify@kernel.org>
Date:   Wed, 30 Aug 2023 20:30:28 +0000
From:   patchwork-bot+linux-riscv@...nel.org
To:     Evan Green <evan@...osinc.com>
Cc:     linux-riscv@...ts.infradead.org, palmer@...osinc.com,
        rdunlap@...radead.org, heiko@...ech.de, linux-doc@...r.kernel.org,
        bjorn@...osinc.com, conor.dooley@...rochip.com, guoren@...nel.org,
        jszhang@...nel.org, samuel@...lland.org,
        jeeheng.sia@...rfivetech.com, maz@...nel.org, masahiroy@...nel.org,
        greentime.hu@...ive.com, shosie@...osinc.com,
        ajones@...tanamicro.com, aou@...s.berkeley.edu,
        alexghiti@...osinc.com, leyfoon.tan@...rfivetech.com,
        paul.walmsley@...ive.com, apatel@...tanamicro.com, corbet@....net,
        linux-kernel@...r.kernel.org, xianting.tian@...ux.alibaba.com,
        David.Laight@...lab.com, palmer@...belt.com, andy.chiu@...ive.com
Subject: Re: [PATCH v4 0/2] RISC-V: Probe for misaligned access speed

Hello:

This series was applied to riscv/linux.git (for-next)
by Palmer Dabbelt <palmer@...osinc.com>:

On Fri, 18 Aug 2023 12:41:34 -0700 you wrote:
> The current setting for the hwprobe bit indicating misaligned access
> speed is controlled by a vendor-specific feature probe function. This is
> essentially a per-SoC table we have to maintain on behalf of each vendor
> going forward. Let's convert that instead to something we detect at
> runtime.
> 
> We have two assembly routines at the heart of our probe: one that
> does a bunch of word-sized accesses (without aligning its input buffer),
> and the other that does byte accesses. If we can move a larger number of
> bytes using misaligned word accesses than we can with the same amount of
> time doing byte accesses, then we can declare misaligned accesses as
> "fast".
> 
> [...]

Here is the summary with links:
  - [v4,1/2] RISC-V: Probe for unaligned access speed
    https://git.kernel.org/riscv/c/b98673c5b037
  - [v4,2/2] RISC-V: alternative: Remove feature_probe_func
    https://git.kernel.org/riscv/c/b6e3f6e009a1

You are awesome, thank you!
-- 
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html