| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <cover.1693659382.git.haibo1.xu@intel.com>
Date: Sat, 2 Sep 2023 20:59:22 +0800
From: Haibo Xu <haibo1.xu@...el.com>
To: unlisted-recipients:; (no To-header on input)
Cc: xiaobo55x@...il.com, haibo1.xu@...el.com, ajones@...tanamicro.com,
Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>,
Paolo Bonzini <pbonzini@...hat.com>,
Shuah Khan <shuah@...nel.org>, Marc Zyngier <maz@...nel.org>,
Oliver Upton <oliver.upton@...ux.dev>,
James Morse <james.morse@....com>,
Suzuki K Poulose <suzuki.poulose@....com>,
Zenghui Yu <yuzenghui@...wei.com>,
Anup Patel <anup@...infault.org>,
Atish Patra <atishp@...shpatra.org>,
Guo Ren <guoren@...nel.org>, wchen <waylingii@...il.com>,
Greentime Hu <greentime.hu@...ive.com>,
Sean Christopherson <seanjc@...gle.com>,
Ricardo Koller <ricarkol@...gle.com>,
Vishal Annapurve <vannapurve@...gle.com>,
Vipin Sharma <vipinsh@...gle.com>,
Aaron Lewis <aaronlewis@...gle.com>,
David Matlack <dmatlack@...gle.com>,
Mingwei Zhang <mizhang@...gle.com>,
Vitaly Kuznetsov <vkuznets@...hat.com>,
Ackerley Tng <ackerleytng@...gle.com>,
Lei Wang <lei4.wang@...el.com>,
Maxim Levitsky <mlevitsk@...hat.com>,
Peter Gonda <pgonda@...gle.com>,
Thomas Huth <thuth@...hat.com>, Like Xu <likexu@...cent.com>,
Philippe Mathieu-Daudé <philmd@...aro.org>,
David Woodhouse <dwmw@...zon.co.uk>,
Michal Luczaj <mhal@...x.co>, linux-kernel@...r.kernel.org,
linux-riscv@...ts.infradead.org, kvm@...r.kernel.org,
linux-kselftest@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, kvmarm@...ts.linux.dev,
kvm-riscv@...ts.infradead.org
Subject: [PATCH v2 0/8] RISCV: Add kvm Sstc timer selftest
The RISC-V arch_timer selftest is used to validate Sstc timer
functionality in a guest, which sets up periodic timer interrupts
and check the basic interrupt status upon its receipt.
This KVM selftest was ported from aarch64 arch_timer and tested
with Linux v6.5-rc5 on a Qemu riscv64 virt machine.
---
Changed since v1:
* Rebase to kvm-riscv/riscv_kvm_next
* Cherry-pick Sean's kselftest guest printf patch set
https://lore.kernel.org/all/20230729003643.1053367-1-seanjc@google.com/
* Copy the entire csr.h verbatim
* Unified the function names for exception vector table setup
void vm_init_vector_tables(struct kvm_vm *vm);
void vcpu_init_vector_tables(struct kvm_vcpu *vcpu);
* Format the handler.S asm file per Andrew's comments
* Consolidate the timer test code for arm64 and riscv
based on Andrew's and Sean's suggestion
Haibo Xu (8):
KVM: selftests: Unify the codes for guest exception handling
KVM: arm64: selftest: Split arch_timer test code
tools: riscv: Add header file csr.h
KVM: riscv: selftests: Switch to use macro from csr.h
KVM: riscv: selftests: Add exception handling support
KVM: riscv: selftests: Add guest helper to get vcpu id
KVM: riscv: selftest: Change vcpu_has_ext to a common function
KVM: riscv: selftests: Add sstc timer test
tools/arch/riscv/include/asm/csr.h | 521 ++++++++++++++++++
tools/testing/selftests/kvm/Makefile | 11 +-
.../selftests/kvm/aarch64/arch_timer.c | 292 +---------
.../selftests/kvm/aarch64/debug-exceptions.c | 4 +-
.../selftests/kvm/aarch64/page_fault_test.c | 4 +-
.../testing/selftests/kvm/aarch64/vgic_irq.c | 4 +-
tools/testing/selftests/kvm/arch_timer.c | 261 +++++++++
.../selftests/kvm/include/aarch64/processor.h | 12 +-
.../selftests/kvm/include/kvm_util_base.h | 9 +
.../selftests/kvm/include/riscv/arch_timer.h | 80 +++
.../selftests/kvm/include/riscv/processor.h | 60 +-
.../selftests/kvm/include/timer_test.h | 58 ++
.../selftests/kvm/include/x86_64/processor.h | 5 -
.../selftests/kvm/lib/aarch64/processor.c | 6 +-
.../selftests/kvm/lib/riscv/handlers.S | 101 ++++
.../selftests/kvm/lib/riscv/processor.c | 86 +++
.../selftests/kvm/lib/x86_64/processor.c | 4 +-
.../testing/selftests/kvm/riscv/arch_timer.c | 130 +++++
.../selftests/kvm/riscv/get-reg-list.c | 14 -
tools/testing/selftests/kvm/x86_64/amx_test.c | 4 +-
.../selftests/kvm/x86_64/fix_hypercall_test.c | 4 +-
.../selftests/kvm/x86_64/hyperv_evmcs.c | 4 +-
.../selftests/kvm/x86_64/hyperv_features.c | 8 +-
.../testing/selftests/kvm/x86_64/hyperv_ipi.c | 6 +-
.../selftests/kvm/x86_64/kvm_pv_test.c | 4 +-
.../selftests/kvm/x86_64/monitor_mwait_test.c | 4 +-
.../kvm/x86_64/pmu_event_filter_test.c | 8 +-
.../smaller_maxphyaddr_emulation_test.c | 4 +-
.../selftests/kvm/x86_64/svm_int_ctl_test.c | 4 +-
.../kvm/x86_64/svm_nested_shutdown_test.c | 4 +-
.../kvm/x86_64/svm_nested_soft_inject_test.c | 4 +-
.../kvm/x86_64/ucna_injection_test.c | 8 +-
.../kvm/x86_64/userspace_msr_exit_test.c | 4 +-
.../vmx_exception_with_invalid_guest_state.c | 4 +-
.../selftests/kvm/x86_64/vmx_pmu_caps_test.c | 4 +-
.../selftests/kvm/x86_64/xapic_ipi_test.c | 4 +-
.../selftests/kvm/x86_64/xcr0_cpuid_test.c | 4 +-
.../selftests/kvm/x86_64/xen_shinfo_test.c | 4 +-
38 files changed, 1376 insertions(+), 376 deletions(-)
create mode 100644 tools/arch/riscv/include/asm/csr.h
create mode 100644 tools/testing/selftests/kvm/arch_timer.c
create mode 100644 tools/testing/selftests/kvm/include/riscv/arch_timer.h
create mode 100644 tools/testing/selftests/kvm/include/timer_test.h
create mode 100644 tools/testing/selftests/kvm/lib/riscv/handlers.S
create mode 100644 tools/testing/selftests/kvm/riscv/arch_timer.c
--
2.34.1
Powered by blists - more mailing lists