lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ef19c349-4769-5bd5-b08b-4ab29b8f1efd@quicinc.com>
Date:   Tue, 5 Sep 2023 12:42:39 +0530
From:   Rohit Agarwal <quic_rohiagar@...cinc.com>
To:     Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>,
        <agross@...nel.org>, <andersson@...nel.org>,
        <konrad.dybcio@...aro.org>, <vkoul@...nel.org>,
        <kishon@...nel.org>, <robh+dt@...nel.org>,
        <krzysztof.kozlowski+dt@...aro.org>, <conor+dt@...nel.org>,
        <gregkh@...uxfoundation.org>, <abel.vesa@...aro.org>,
        <quic_wcheng@...cinc.com>
CC:     <linux-arm-msm@...r.kernel.org>, <linux-phy@...ts.infradead.org>,
        <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
        <linux-usb@...r.kernel.org>, <kernel@...cinc.com>
Subject: Re: [PATCH 5/5] phy: qcom-qmp-usb: Add Qualcomm SDX75 USB3 PHY
 support


On 9/5/2023 12:23 PM, Krzysztof Kozlowski wrote:
> On 05/09/2023 06:43, Rohit Agarwal wrote:
>> Add support for USB3 QMP PHY found in SDX75 platform.
>>
>> Signed-off-by: Rohit Agarwal <quic_rohiagar@...cinc.com>
>> ---
>
>
>>   
>> +static const struct qmp_phy_cfg sdx75_usb3_uniphy_cfg = {
>> +	.lanes			= 1,
>> +	.offsets		= &qmp_usb_offsets_v5,
>> +
>> +	.serdes_tbl		= sdx75_usb3_uniphy_serdes_tbl,
>> +	.serdes_tbl_num		= ARRAY_SIZE(sdx75_usb3_uniphy_serdes_tbl),
>> +	.tx_tbl			= sdx75_usb3_uniphy_tx_tbl,
>> +	.tx_tbl_num		= ARRAY_SIZE(sdx75_usb3_uniphy_tx_tbl),
>> +	.rx_tbl			= sdx75_usb3_uniphy_rx_tbl,
>> +	.rx_tbl_num		= ARRAY_SIZE(sdx75_usb3_uniphy_rx_tbl),
>> +	.pcs_tbl		= sdx75_usb3_uniphy_pcs_tbl,
>> +	.pcs_tbl_num		= ARRAY_SIZE(sdx75_usb3_uniphy_pcs_tbl),
>> +	.pcs_usb_tbl		= sdx75_usb3_uniphy_pcs_usb_tbl,
>> +	.pcs_usb_tbl_num	= ARRAY_SIZE(sdx75_usb3_uniphy_pcs_usb_tbl),
>> +	.clk_list		= qmp_v4_sdx55_usbphy_clk_l,
>> +	.num_clks		= ARRAY_SIZE(qmp_v4_sdx55_usbphy_clk_l),
>> +	.reset_list		= msm8996_usb3phy_reset_l,
>> +	.num_resets		= ARRAY_SIZE(msm8996_usb3phy_reset_l),
>> +	.vreg_list		= qmp_phy_vreg_l,
>> +	.num_vregs		= ARRAY_SIZE(qmp_phy_vreg_l),
>> +	.regs			= qmp_v5_usb3phy_regs_layout,
>> +	.pcs_usb_offset		= 0x1000,
>> +
>> +	.has_pwrdn_delay	= true,
>> +
> Stray blank line
>
>> +};
>> +
>>   static const struct qmp_phy_cfg sm8350_usb3phy_cfg = {
>>   	.lanes			= 2,
>>   
>> @@ -1985,6 +2141,7 @@ static int qmp_usb_init(struct phy *phy)
>>   	void __iomem *dp_com = qmp->dp_com;
>>   	int ret;
>>   
>> +
> No need for this.
This got added because I was trying to debug earlier. Sorry for this.
But this should get caught by checkpatch, shouldnt it? I did run 
checkpatch script.

Thanks,
Rohit.
>
> Best regards,
> Krzysztof
>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ