[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ZQKIED7jCc1FuPP1@titan>
Date: Thu, 14 Sep 2023 14:12:00 +1000
From: John Watts <contact@...kia.org>
To: Jessica Zhang <quic_jesszhan@...cinc.com>
Cc: dri-devel@...ts.freedesktop.org,
Neil Armstrong <neil.armstrong@...aro.org>,
Conor Dooley <conor+dt@...nel.org>, devicetree@...r.kernel.org,
Sam Ravnborg <sam@...nborg.org>,
Chris Morgan <macromorgan@...mail.com>,
linux-kernel@...r.kernel.org, Jagan Teki <jagan@...eble.ai>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Shawn Guo <shawnguo@...nel.org>
Subject: Re: [RFC PATCH 1/8] drm/panel: nv3052c: Document known register names
On Wed, Sep 13, 2023 at 02:43:43PM -0700, Jessica Zhang wrote:
> Hi John,
>
> Just curious, what do you mean by these registers being mostly unknown?
>
> I do see them specified in the online specs -- some even seem to map to
> existing MIPI_DCS_* enums (ex. 0x01 to MIPI_DCS_SOFT_RESET, and 0x04 to
> MIPI_DCS_GET_DISPLAY_ID).
>
> Thanks,
>
> Jessica Zhang
Hi Jessica,
Unfortunately these registers are not MIPI ones, but on a separate page of
registers. So page 2 register 1 isn't MIPI_DCS_SOFT_RESET, that is page 0
register 1.
John.
Powered by blists - more mailing lists