| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20230914-arm64-pfr1-sme-doc-v1-1-b6c497d10d77@kernel.org>
Date: Thu, 14 Sep 2023 11:11:31 +0100
From: Mark Brown <broonie@...nel.org>
To: Catalin Marinas <catalin.marinas@....com>,
Will Deacon <will@...nel.org>
Cc: linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
Peter Maydell <peter.maydell@...aro.org>,
Mark Brown <broonie@...nel.org>
Subject: [PATCH] arm64/sme: Include ID_AA64PFR1_EL1.SME in
cpu-feature-registers.rst
We expose ID_AA64PFR1_EL1.SME to userspace but do not document this in
cpu-feature-registers.rst. Add it.
Reported-by: Peter Maydell <peter.maydell@...aro.org>
Signed-off-by: Mark Brown <broonie@...nel.org>
---
Documentation/arch/arm64/cpu-feature-registers.rst | 2 ++
1 file changed, 2 insertions(+)
diff --git a/Documentation/arch/arm64/cpu-feature-registers.rst b/Documentation/arch/arm64/cpu-feature-registers.rst
index 4e4625f2455f..5e9ef91f5e36 100644
--- a/Documentation/arch/arm64/cpu-feature-registers.rst
+++ b/Documentation/arch/arm64/cpu-feature-registers.rst
@@ -175,6 +175,8 @@ infrastructure:
+------------------------------+---------+---------+
| Name | bits | visible |
+------------------------------+---------+---------+
+ | SME | [27-24] | y |
+ +------------------------------+---------+---------+
| MTE | [11-8] | y |
+------------------------------+---------+---------+
| SSBS | [7-4] | y |
---
base-commit: 0bb80ecc33a8fb5a682236443c1e740d5c917d1d
change-id: 20230913-arm64-pfr1-sme-doc-a33aeb0dd739
Best regards,
--
Mark Brown <broonie@...nel.org>
Powered by blists - more mailing lists