[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <481D910C-8D83-4A6D-9D22-3D3A7C4723E6@gmail.com>
Date: Fri, 15 Sep 2023 09:28:49 +0800
From: He-Jie Shih <bignose1007@...il.com>
To: CAMj1kXEGnZC6nge42WeBML9Vx6K6Lezt8Cc1faP+3gN=TzFgvA@...l.gmail.com
Cc: Ard Biesheuvel <ardb@...nel.org>,
Eric Biggers <ebiggers@...nel.org>,
Heiko Stuebner <heiko@...ech.de>, palmer@...belt.com,
paul.walmsley@...ive.com, aou@...s.berkeley.edu,
herbert@...dor.apana.org.au, davem@...emloft.net,
conor.dooley@...rochip.com, linux-riscv@...ts.infradead.org,
linux-kernel@...r.kernel.org, linux-crypto@...r.kernel.org,
christoph.muellner@...ll.eu,
Heiko Stuebner <heiko.stuebner@...ll.eu>
Subject: Re: [PATCH v4 10/12] RISC-V: crypto: add Zvkned accelerated AES
encryption implementation
On Sep 12, 2023, at 15:15, Jerry Shih <jerry.shih@...ive.com> wrote:
>> This pull request doesn't appear to contain any XTS code at all, only CBC.
>
> We have some license issues for upstream. We will append the specialized
> AES modes soon.
We have the XTS and other specialized AES modes in OpenSSL PR[1] now.
The specialized implementations all perform better than generic implementation
on FPGA.
We will try to make that implementations happen in kernel.
-Jerry
[1]
https://github.com/openssl/openssl/pull/21923
Powered by blists - more mailing lists