| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20230915020129.19611-2-quic_tengfan@quicinc.com>
Date: Fri, 15 Sep 2023 10:01:28 +0800
From: Tengfei Fan <quic_tengfan@...cinc.com>
To: <agross@...nel.org>, <andersson@...nel.org>,
<konrad.dybcio@...aro.org>, <djakov@...nel.org>,
<robh+dt@...nel.org>, <krzysztof.kozlowski+dt@...aro.org>,
<conor+dt@...nel.org>
CC: <linux-arm-msm@...r.kernel.org>, <linux-pm@...r.kernel.org>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<quic_tsoni@...cinc.com>, <quic_shashim@...cinc.com>,
<quic_kaushalk@...cinc.com>, <quic_tdas@...cinc.com>,
<quic_tingweiz@...cinc.com>, <quic_aiquny@...cinc.com>,
<kernel@...cinc.com>, Tengfei Fan <quic_tengfan@...cinc.com>
Subject: [PATCH v2 1/2] dt-bindings: interconnect: Add Qualcomm SM4450
The Qualcomm SM4450 SoC has several bus fabrics that could be controlled
and tuned dynamically according to the bandwidth demand.
Signed-off-by: Tengfei Fan <quic_tengfan@...cinc.com>
---
.../interconnect/qcom,sm4450-rpmh.yaml | 133 ++++++++++++++
.../dt-bindings/interconnect/qcom,sm4450.h | 163 ++++++++++++++++++
2 files changed, 296 insertions(+)
create mode 100644 Documentation/devicetree/bindings/interconnect/qcom,sm4450-rpmh.yaml
create mode 100644 include/dt-bindings/interconnect/qcom,sm4450.h
diff --git a/Documentation/devicetree/bindings/interconnect/qcom,sm4450-rpmh.yaml b/Documentation/devicetree/bindings/interconnect/qcom,sm4450-rpmh.yaml
new file mode 100644
index 000000000000..33d4ed78f057
--- /dev/null
+++ b/Documentation/devicetree/bindings/interconnect/qcom,sm4450-rpmh.yaml
@@ -0,0 +1,133 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/interconnect/qcom,sm4450-rpmh.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm RPMh Network-On-Chip Interconnect on SM4450
+
+maintainers:
+ - Tengfei Fan <quic_tengfan@...cinc.com>
+
+description: |
+ RPMh interconnect providers support system bandwidth requirements through
+ RPMh hardware accelerators known as Bus Clock Manager (BCM).
+
+ See also:: include/dt-bindings/interconnect/qcom,sm4450.h
+
+properties:
+ compatible:
+ enum:
+ - qcom,sm4450-aggre1-noc
+ - qcom,sm4450-aggre2-noc
+ - qcom,sm4450-clk-virt
+ - qcom,sm4450-cnoc2
+ - qcom,sm4450-cnoc3
+ - qcom,sm4450-gem-noc
+ - qcom,sm4450-lpass-ag-noc
+ - qcom,sm4450-mc-virt
+ - qcom,sm4450-mmss-noc
+ - qcom,sm4450-pcie-anoc
+ - qcom,sm4450-system-noc
+ - qcom,sm4450-video-aggre-noc
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ minItems: 1
+ maxItems: 4
+
+required:
+ - compatible
+
+allOf:
+ - $ref: qcom,rpmh-common.yaml#
+ - if:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - qcom,sm4450-clk-virt
+ - qcom,sm4450-mc-virt
+ then:
+ properties:
+ reg: false
+ else:
+ required:
+ - reg
+
+ - if:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - qcom,sm4450-pcie-anoc
+ then:
+ properties:
+ clocks:
+ items:
+ - description: aggre-NOC PCIe 0 AXI clock
+ - description: cfg-NOC PCIe a-NOC AHB clock
+
+ - if:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - qcom,sm4450-aggre1-noc
+ then:
+ properties:
+ clocks:
+ items:
+ - description: aggre USB3 PRIM AXI clock
+
+ - if:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - qcom,sm4450-aggre2-noc
+ then:
+ properties:
+ clocks:
+ items:
+ - description: RPMH CC IPA clock
+ - description: aggre-NOC USB3 AXI clock
+
+ - if:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - qcom,sm4450-aggre1-noc
+ - qcom,sm4450-aggre2-noc
+ - qcom,sm4450-pcie-anoc
+ then:
+ required:
+ - clocks
+ else:
+ properties:
+ clocks: false
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/qcom,sm4450-gcc.h>
+ #include <dt-bindings/clock/qcom,rpmh.h>
+
+ interconnect-0 {
+ compatible = "qcom,sm4450-clk-virt";
+ #interconnect-cells = <2>;
+ qcom,bcm-voters = <&apps_bcm_voter>;
+ };
+
+ interconnect@...0000 {
+ compatible = "qcom,sm4450-aggre2-noc";
+ reg = <0 0x01700000 0 0x31080>;
+ #interconnect-cells = <2>;
+ qcom,bcm-voters = <&apps_bcm_voter>;
+ clocks = <&rpmhcc RPMH_IPA_CLK>,
+ <&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>;
+ };
diff --git a/include/dt-bindings/interconnect/qcom,sm4450.h b/include/dt-bindings/interconnect/qcom,sm4450.h
new file mode 100644
index 000000000000..92aa5454809f
--- /dev/null
+++ b/include/dt-bindings/interconnect/qcom,sm4450.h
@@ -0,0 +1,163 @@
+/* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause) */
+/*
+ * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
+ */
+
+#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_SM4450_H
+#define __DT_BINDINGS_INTERCONNECT_QCOM_SM4450_H
+
+#define MASTER_QUP_0 0
+#define MASTER_A1NOC_CFG 1
+#define MASTER_SDCC_2 2
+#define SLAVE_A1NOC_SNOC 3
+#define SLAVE_SERVICE_A1NOC 4
+
+#define MASTER_QDSS_BAM 0
+#define MASTER_QUP_1 1
+#define MASTER_A2NOC_CFG 2
+#define MASTER_CNOC_A2NOC 3
+#define MASTER_CRYPTO 4
+#define MASTER_IPA 5
+#define MASTER_WLAN 6
+#define MASTER_QDSS_ETR 7
+#define MASTER_QDSS_ETR_1 8
+#define MASTER_SDCC_1 9
+#define MASTER_UFS_MEM 10
+#define MASTER_USB3_0 11
+#define SLAVE_A2NOC_SNOC 12
+#define SLAVE_SERVICE_A2NOC 13
+
+#define MASTER_QUP_CORE_0 0
+#define MASTER_QUP_CORE_1 1
+#define SLAVE_QUP_CORE_0 2
+#define SLAVE_QUP_CORE_1 3
+
+#define MASTER_CNOC3_CNOC2 0
+#define MASTER_QDSS_DAP 1
+#define SLAVE_AHB2PHY_SOUTH 2
+#define SLAVE_AHB2PHY_NORTH 3
+#define SLAVE_ANOC_THROTTLE_CFG 4
+#define SLAVE_CAMERA_CFG 5
+#define SLAVE_CLK_CTL 6
+#define SLAVE_RBCPR_CX_CFG 7
+#define SLAVE_RBCPR_MX_CFG 8
+#define SLAVE_CRYPTO_0_CFG 9
+#define SLAVE_CX_RDPM 10
+#define SLAVE_DISPLAY_CFG 11
+#define SLAVE_GFX3D_CFG 12
+#define SLAVE_IMEM_CFG 13
+#define SLAVE_IPA_CFG 14
+#define SLAVE_IPC_ROUTER_CFG 15
+#define SLAVE_LPASS 16
+#define SLAVE_CNOC_MSS 17
+#define SLAVE_MX_RDPM 18
+#define SLAVE_PCIE_0_CFG 19
+#define SLAVE_PDM 20
+#define SLAVE_PIMEM_CFG 21
+#define SLAVE_PMU_WRAPPER_CFG 22
+#define SLAVE_PRNG 23
+#define SLAVE_QUP_0 24
+#define SLAVE_QUP_1 25
+#define SLAVE_SDC1 26
+#define SLAVE_SDCC_2 27
+#define SLAVE_TCSR 28
+#define SLAVE_TLMM 29
+#define SLAVE_UFS_MEM_CFG 30
+#define SLAVE_USB3_0 31
+#define SLAVE_VENUS_CFG 32
+#define SLAVE_VSENSE_CTRL_CFG 33
+#define SLAVE_A1NOC_CFG 34
+#define SLAVE_A2NOC_CFG 35
+#define SLAVE_CNOC2_CNOC3 36
+#define SLAVE_CNOC_MNOC_CFG 37
+#define SLAVE_PCIE_ANOC_CFG 38
+#define SLAVE_SNOC_CFG 39
+#define SLAVE_VIDEO_ANOC_CFG 40
+
+#define MASTER_CNOC2_CNOC3 0
+#define MASTER_GEM_NOC_CNOC 1
+#define MASTER_GEM_NOC_PCIE_SNOC 2
+#define SLAVE_AOSS 3
+#define SLAVE_APPSS 4
+#define SLAVE_QDSS_CFG 5
+#define SLAVE_TME_CFG 6
+#define SLAVE_WLAN 7
+#define SLAVE_CNOC3_CNOC2 8
+#define SLAVE_CNOC_A2NOC 9
+#define SLAVE_BOOT_IMEM 10
+#define SLAVE_IMEM 11
+#define SLAVE_PIMEM 12
+#define SLAVE_PCIE_0 13
+#define SLAVE_QDSS_STM 14
+#define SLAVE_TCU 15
+
+#define MASTER_GPU_TCU 0
+#define MASTER_SYS_TCU 1
+#define MASTER_APPSS_PROC 2
+#define MASTER_GFX3D 3
+#define MASTER_MSS_PROC 4
+#define MASTER_MNOC_HF_MEM_NOC 5
+#define MASTER_MNOC_SF_MEM_NOC 6
+#define MASTER_ANOC_PCIE_GEM_NOC 7
+#define MASTER_SNOC_GC_MEM_NOC 8
+#define MASTER_SNOC_SF_MEM_NOC 9
+#define MASTER_WLAN_Q6 10
+#define SLAVE_GEM_NOC_CNOC 11
+#define SLAVE_LLCC 12
+#define SLAVE_MEM_NOC_PCIE_SNOC 13
+#define MASTER_MNOC_HF_MEM_NOC_DISP 14
+#define MASTER_ANOC_PCIE_GEM_NOC_DISP 15
+#define SLAVE_LLCC_DISP 16
+
+#define MASTER_CNOC_LPASS_AG_NOC 0
+#define MASTER_LPASS_PROC 1
+#define SLAVE_LPASS_CORE_CFG 2
+#define SLAVE_LPASS_LPI_CFG 3
+#define SLAVE_LPASS_MPU_CFG 4
+#define SLAVE_LPASS_TOP_CFG 5
+#define SLAVE_LPASS_SNOC 6
+#define SLAVE_SERVICES_LPASS_AML_NOC 7
+#define SLAVE_SERVICE_LPASS_AG_NOC 8
+
+#define MASTER_LLCC 0
+#define SLAVE_EBI1 1
+#define MASTER_LLCC_DISP 2
+#define SLAVE_EBI1_DISP 3
+
+#define MASTER_CAMNOC_HF 0
+#define MASTER_CAMNOC_ICP 1
+#define MASTER_CAMNOC_SF 2
+#define MASTER_MDP 3
+#define MASTER_CNOC_MNOC_CFG 4
+#define MASTER_VIDEO_P0_MMNOC 5
+#define MASTER_VIDEO_PROC_MMNOC 6
+#define SLAVE_MNOC_HF_MEM_NOC 7
+#define SLAVE_MNOC_SF_MEM_NOC 8
+#define SLAVE_SERVICE_MNOC 9
+#define MASTER_MDP_DISP 10
+#define SLAVE_MNOC_HF_MEM_NOC_DISP 11
+
+#define MASTER_PCIE_ANOC_CFG 0
+#define MASTER_PCIE_0 1
+#define SLAVE_ANOC_PCIE_GEM_NOC 2
+#define SLAVE_SERVICE_PCIE_ANOC 3
+
+#define MASTER_GIC_AHB 0
+#define MASTER_A1NOC_SNOC 1
+#define MASTER_A2NOC_SNOC 2
+#define MASTER_LPASS_ANOC 3
+#define MASTER_SNOC_CFG 4
+#define MASTER_PIMEM 5
+#define MASTER_GIC 6
+#define SLAVE_SNOC_GEM_NOC_GC 7
+#define SLAVE_SNOC_GEM_NOC_SF 8
+#define SLAVE_SERVICE_SNOC 9
+
+#define MASTER_VIDEO_ANOC_CFG 0
+#define MASTER_VIDEO_P0 1
+#define MASTER_VIDEO_PROC 2
+#define SLAVE_VIDEO_0_ANOC_MMNOC 3
+#define SLAVE_VIDEO_1_ANOC_MMNOC 4
+#define SLAVE_SERVICE_SRVC_VIDEO_ANOC 5
+
+#endif
--
2.17.1
Powered by blists - more mailing lists