[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <ZQufI18opHe8iYgi@APC323>
Date: Thu, 21 Sep 2023 09:40:51 +0800
From: Yu-Chien Peter Lin <peterlin@...estech.com>
To: Conor Dooley <conor.dooley@...rochip.com>
CC: <paul.walmsley@...ive.com>, <palmer@...belt.com>,
<aou@...s.berkeley.edu>, <david@...hat.com>,
<akpm@...ux-foundation.org>, <alexghiti@...osinc.com>,
<bjorn@...osinc.com>, <linux-riscv@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v3 1/3] riscv: Improve PTDUMP to show RSW with non-zero
value
Hi Conor,
On Wed, Sep 20, 2023 at 10:55:30AM +0100, Conor Dooley wrote:
> On Wed, Sep 20, 2023 at 11:55:20AM +0800, Yu Chien Peter Lin wrote:
> > RSW field can be used to encode 2 bits of software
> > defined information. Currently, PTDUMP only prints
> > "RSW" when its value is 1 or 3.
> >
> > To fix this issue and improve the debugging experience
> > with PTDUMP, we redefine _PAGE_SPECIAL to its original
> > value and use _PAGE_SOFT as the RSW mask, allow it to
> > print the RSW with any non-zero value.
> >
> > This patch also removes the val from the struct prot_bits
> > as it is no longer needed.
> >
>
> Could you please add cover letters to multi-patch patchsets?
>
> Thanks,
> Conor.
Sure, will do.
Regards,
Peter Lin
Powered by blists - more mailing lists