| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <CAA8EJprMP5KW80Qfc6DQDhjsoHQzeXm9H4UiRPexQNqsPtUzbA@mail.gmail.com>
Date: Sat, 23 Sep 2023 21:48:33 +0300
From: Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
To: Sricharan R <srichara@...-platform-upstream01.qualcomm.com>
Cc: krzysztof.kozlowski@...aro.org, agross@...nel.org,
andersson@...nel.org, konrad.dybcio@...aro.org,
srinivas.kandagatla@...aro.org, robh+dt@...nel.org,
krzysztof.kozlowski+dt@...aro.org, conor+dt@...nel.org,
thara.gopinath@...il.com, rafael@...nel.org,
daniel.lezcano@...aro.org, linux-arm-msm@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-pm@...r.kernel.org, quic_srichara@...cinc.com
Subject: Re: [PATCH V3 4/4] arm64: dts: qcom: ipq5018: Add tsens node
On Fri, 22 Sept 2023 at 14:51, Sricharan R
<srichara@...-platform-upstream01.qualcomm.com> wrote:
>
> From: Sricharan Ramabadhran <quic_srichara@...cinc.com>
>
> IPQ5018 has tsens V1.0 IP with 4 sensors.
> There is no RPM, so tsens has to be manually enabled. Adding the tsens
> and nvmem node and IPQ5018 has 4 thermal sensors (zones). With the
> critical temperature being 120'C and action is to reboot. Adding all
> the 4 zones here.
>
> Signed-off-by: Sricharan Ramabadhran <quic_srichara@...cinc.com>
> ---
> [v3] Ordered the qfprom device node properties as per
> Krzysztof's comments
>
> arch/arm64/boot/dts/qcom/ipq5018.dtsi | 169 ++++++++++++++++++++++++++
> 1 file changed, 169 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/ipq5018.dtsi b/arch/arm64/boot/dts/qcom/ipq5018.dtsi
> index 9f13d2dcdfd5..9e28b54ebcbd 100644
> --- a/arch/arm64/boot/dts/qcom/ipq5018.dtsi
> +++ b/arch/arm64/boot/dts/qcom/ipq5018.dtsi
> @@ -93,6 +93,117 @@ soc: soc@0 {
> #size-cells = <1>;
> ranges = <0 0 0 0xffffffff>;
>
> + qfprom: qfprom@...00 {
> + compatible = "qcom,ipq5018-qfprom", "qcom,qfprom";
> + reg = <0xa0000 0x1000>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> +
> + tsens_base1: base1@249 {
> + reg = <0x249 2>;
> + bits = <3 8>;
> + };
> +
> + tsens_base2: base2@24a {
> + reg = <0x24a 2>;
> + bits = <3 8>;
> + };
Sort by the address, please, as usual.
> +
> + tsens_mode: mode@249 {
> + reg = <0x249 1>;
> + bits = <0 3>;
> + };
> +
> + tsens_s0_p1: s0-p1@24b {
> + reg = <0x24b 0x2>;
> + bits = <2 6>;
> + };
> +
> + tsens_s0_p2: s0-p2@24c {
> + reg = <0x24c 0x1>;
> + bits = <1 6>;
> + };
> +
> + tsens_s1_p1: s1-p1@24c {
> + reg = <0x24c 0x2>;
> + bits = <7 6>;
> + };
> +
> + tsens_s1_p2: s1-p2@24d {
> + reg = <0x24d 0x2>;
> + bits = <5 6>;
> + };
> +
> + tsens_s2_p1: s2-p1@24e {
> + reg = <0x24e 0x2>;
> + bits = <3 6>;
> + };
> +
> + tsens_s2_p2: s2-p2@24f {
> + reg = <0x24f 0x1>;
> + bits = <1 6>;
> + };
> +
> + tsens_s3_p1: s3-p1@24f {
> + reg = <0x24f 0x2>;
> + bits = <7 6>;
> + };
> +
> + tsens_s3_p2: s3-p2@250 {
> + reg = <0x250 0x2>;
> + bits = <5 6>;
> + };
> +
> + tsens_s4_p1: s4-p1@251 {
> + reg = <0x251 0x2>;
> + bits = <3 6>;
> + };
> +
> + tsens_s4_p2: s4-p2@254 {
> + reg = <0x254 0x1>;
> + bits = <0 6>;
> + };
> + };
> +
> + tsens: thermal-sensor@...000 {
> + compatible = "qcom,ipq5018-tsens";
> + reg = <0x4a9000 0x1000>, /* TM */
> + <0x4a8000 0x1000>; /* SORT */
> +
> + nvmem-cells = <&tsens_mode>,
> + <&tsens_base1>,
> + <&tsens_base2>,
> + <&tsens_s0_p1>,
> + <&tsens_s0_p2>,
> + <&tsens_s1_p1>,
> + <&tsens_s1_p2>,
> + <&tsens_s2_p1>,
> + <&tsens_s2_p2>,
> + <&tsens_s3_p1>,
> + <&tsens_s3_p2>,
> + <&tsens_s4_p1>,
> + <&tsens_s4_p2>;
> +
> + nvmem-cell-names = "mode",
> + "base1",
> + "base2",
> + "s0_p1",
> + "s0_p2",
> + "s1_p1",
> + "s1_p2",
> + "s2_p1",
> + "s2_p2",
> + "s3_p1",
> + "s3_p2",
> + "s4_p1",
> + "s4_p2";
> +
> + interrupts = <GIC_SPI 184 IRQ_TYPE_EDGE_RISING>;
> + interrupt-names = "uplow";
> + #qcom,sensors = <5>;
> + #thermal-sensor-cells = <1>;
> + };
> +
> tlmm: pinctrl@...0000 {
> compatible = "qcom,ipq5018-tlmm";
> reg = <0x01000000 0x300000>;
> @@ -240,6 +351,64 @@ frame@...8000 {
> };
> };
>
> + thermal-zones {
> + ubi32-thermal {
> + polling-delay-passive = <0>;
> + polling-delay = <0>;
> + thermal-sensors = <&tsens 1>;
> +
> + trips {
> + ubi32-critical {
> + temperature = <120000>;
> + hysteresis = <2>;
> + type = "critical";
> + };
> + };
> + };
> +
> + cpu-thermal {
'c' < 'u'. Please sort the nodes here.
> + polling-delay-passive = <0>;
> + polling-delay = <0>;
> + thermal-sensors = <&tsens 2>;
> +
> + trips {
> + cpu-critical {
> + temperature = <120000>;
> + hysteresis = <2>;
> + type = "critical";
> + };
> + };
> + };
> +
> + top-glue-thermal {
> + polling-delay-passive = <0>;
> + polling-delay = <0>;
> + thermal-sensors = <&tsens 3>;
> +
> + trips {
> + top_glue-critical {
> + temperature = <120000>;
> + hysteresis = <2>;
> + type = "critical";
> + };
> + };
> + };
> +
> + gephy-thermal {
> + polling-delay-passive = <0>;
> + polling-delay = <0>;
> + thermal-sensors = <&tsens 4>;
> +
> + trips {
> + gephy-critical {
> + temperature = <120000>;
> + hysteresis = <2>;
> + type = "critical";
> + };
> + };
> + };
> + };
> +
> timer {
> compatible = "arm,armv8-timer";
> interrupts = <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
> --
> 2.34.1
>
--
With best wishes
Dmitry
Powered by blists - more mailing lists