lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Mon, 25 Sep 2023 08:46:36 +0100
From:   Lee Jones <lee@...nel.org>
To:     Jernej Škrabec <jernej.skrabec@...il.com>
Cc:     Chen-Yu Tsai <wens@...e.org>, Rob Herring <robh+dt@...nel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
        Conor Dooley <conor+dt@...nel.org>,
        Andre Przywara <andre.przywara@....com>,
        Icenowy Zheng <uwu@...nowy.me>,
        Mark Brown <broonie@...nel.org>,
        Samuel Holland <samuel@...lland.org>,
        Shengyu Qu <wiagn233@...look.com>,
        Martin Botka <martin.botka1@...il.com>,
        Matthew Croughan <matthew.croughan@....how>,
        linux-sunxi@...ts.linux.dev, devicetree@...r.kernel.org,
        linux-kernel@...r.kernel.org
Subject: Re: [PATCH v3 1/2] dt-bindings: mfd: x-powers,axp152: make interrupt
 optional for more chips

On Sun, 24 Sep 2023, Jernej Škrabec wrote:

> Dne torek, 19. september 2023 ob 12:39:12 CEST je Andre Przywara napisal(a):
> > All X-Powers PMICs described by this binding have an IRQ pin, and so
> > far (almost) all boards connected this to some NMI pin or GPIO on the SoC
> > they are connected to.
> > However we start to see boards that omit this connection, and technically
> > the IRQ pin is not essential to the basic PMIC operation.
> > 
> > The existing Linux driver allows skipping the IRQ pin setup for two chips
> > already, so update the binding to also make the DT property optional for
> > the missing chip. And while we are at it, add the AXP313a to that list,
> > as they are actually boards out there not connecting the IRQ pin.
> > 
> > This allows to have DTs correctly describing those boards not wiring up
> > the interrupt.
> > 
> > Signed-off-by: Andre Przywara <andre.przywara@....com>
> > Acked-by: Conor Dooley <conor.dooley@...rochip.com>
> 
> Should I pick this patch through sunxi tree?

No thank you.

-- 
Lee Jones [李琼斯]

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ