[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <e3c4013eca1b7cb6edd6724be37e2ec86fc408dd.camel@codeconstruct.com.au>
Date: Tue, 26 Sep 2023 10:46:54 +0930
From: Andrew Jeffery <andrew@...econstruct.com.au>
To: Linus Walleij <linus.walleij@...aro.org>,
Joe Wang <joe_wang@...eedtech.com>
Cc: linux-aspeed@...ts.ozlabs.org, andrew@...id.au,
openbmc@...ts.ozlabs.org, linux-kernel@...r.kernel.org,
linux-gpio@...r.kernel.org, joel@....id.au,
linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH] pinctrl: pinctrl-aspeed-g6: Add more settings for
USB2AHP function
On Mon, 2023-09-25 at 15:15 +0200, Linus Walleij wrote:
> On Wed, Sep 20, 2023 at 12:33 PM Joe Wang <joe_wang@...eedtech.com> wrote:
>
> > AST2600 USB2AHP (USB PortA: PCIe EHCI to PHY) function needs to set the
> > register SCUC20[16]. Set it to enable the PCIe EHCI device on PCIe bus.
> > Besides, also add USB2AHP signal expressions into pin declarations.
> >
> > Signed-off-by: Joe Wang <joe_wang@...eedtech.com>
>
> Patch applied!
Thanks. I hope to improve my review responsiveness for Aspeed patches
over recent times.
Andrew
Powered by blists - more mailing lists