[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <169600109998.282953.10575480145954445725.b4-ty@kernel.org>
Date: Fri, 29 Sep 2023 18:06:07 +0100
From: Will Deacon <will@...nel.org>
To: Robin Murphy <robin.murphy@....com>,
Mark Rutland <mark.rutland@....com>,
Ilkka Koskinen <ilkka@...amperecomputing.com>,
Jing Zhang <renyu.zj@...ux.alibaba.com>
Cc: catalin.marinas@....com, kernel-team@...roid.com,
Will Deacon <will@...nel.org>, linux-kernel@...r.kernel.org,
Shuai Xue <xueshuai@...ux.alibaba.com>,
linux-arm-kernel@...ts.infradead.org,
Zhuo Song <zhuo.song@...ux.alibaba.com>
Subject: Re: [PATCH] perf/arm-cmn: Fix the unhandled overflow status of counter 4 to 7
On Mon, 25 Sep 2023 11:22:32 +0800, Jing Zhang wrote:
> The register por_dt_pmovsr Bits[7:0] indicates overflow from counters 7
> to 0. But in arm_cmn_handle_irq(), only handled the overflow status of
> Bits[3:0] which results in unhandled overflow status of counters 4 to 7.
>
> So let the overflow status of DTC counters 4 to 7 to be handled.
>
>
> [...]
Applied to arm64 (for-next/fixes), thanks!
[1/1] perf/arm-cmn: Fix the unhandled overflow status of counter 4 to 7
https://git.kernel.org/arm64/c/7f949f6f54ff
Cheers,
--
Will
https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev
Powered by blists - more mailing lists