[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20231003062153.12215-1-jay.buddhabhatti@amd.com>
Date: Mon, 2 Oct 2023 23:21:51 -0700
From: Jay Buddhabhatti <jay.buddhabhatti@....com>
To: <mturquette@...libre.com>, <sboyd@...nel.org>,
<michal.simek@....com>
CC: <linux-clk@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>,
Jay Buddhabhatti <jay.buddhabhatti@....com>
Subject: [PATCH 0/2] update for versal net platform
Update clock driver to support for Versal NET platforms.
Versal Net is a new AMD/Xilinx SoC.
Jay Buddhabhatti (2):
drivers: clk: zynqmp: calculate closest mux rate
drivers: clk: zynqmp: update divider round rate logic
drivers/clk/zynqmp/clk-mux-zynqmp.c | 2 +-
drivers/clk/zynqmp/divider.c | 70 +++++------------------------
2 files changed, 11 insertions(+), 61 deletions(-)
--
2.17.1
Powered by blists - more mailing lists