[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <169720125773.175470.3037003596155345027.b4-ty@linaro.org>
Date: Fri, 13 Oct 2023 13:47:37 +0100
From: Srinivas Kandagatla <srinivas.kandagatla@...aro.org>
To: Shawn Guo <shawnguo@...nel.org>,
Sascha Hauer <s.hauer@...gutronix.de>,
Pengutronix Kernel Team <kernel@...gutronix.de>,
Fabio Estevam <festevam@...il.com>,
NXP Linux Team <linux-imx@....com>,
Stefan Wahren <stefan.wahren@...e.com>,
"Peng Fan (OSS)" <peng.fan@....nxp.com>
Cc: Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
Peng Fan <peng.fan@....com>, Stable@...r.kernel.org
Subject: Re: [PATCH v2 0/3] nvmem: imx: correct nregs for i.MX6UL/ULL/SLL
On Mon, 09 Oct 2023 15:57:26 +0800, Peng Fan (OSS) wrote:
> The current code does not include the register space hole, after check
> the fuse map of the three SoCs, update the nregs to fix the issue.
>
>
Applied, thanks!
[1/3] nvmem: imx: correct nregs for i.MX6SLL
commit: e898831a66834fb7c9ec5816c9683e746656c25c
[2/3] nvmem: imx: correct nregs for i.MX6UL
commit: f46cfdaf5c0723abcec6da48408fc52d710b424d
[3/3] nvmem: imx: correct nregs for i.MX6ULL
commit: d0b450caca6f07826dfac1f60faabadf0a226b05
Best regards,
--
Srinivas Kandagatla <srinivas.kandagatla@...aro.org>
Powered by blists - more mailing lists