[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <169745478541.211836.5231413059323245231.b4-ty@kernel.org>
Date: Mon, 16 Oct 2023 16:43:05 +0530
From: Vinod Koul <vkoul@...nel.org>
To: Maxime Coquelin <mcoquelin.stm32@...il.com>,
Alexandre Torgue <alexandre.torgue@...s.st.com>,
M'boumba Cedric Madianga <cedric.madianga@...il.com>,
Pierre-Yves MORDRET <pierre-yves.mordret@...com>,
Amelie Delaunay <amelie.delaunay@...s.st.com>
Cc: Alain Volmat <alain.volmat@...s.st.com>, stable@...r.kernel.org,
dmaengine@...r.kernel.org,
linux-stm32@...md-mailman.stormreply.com,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] dmaengine: stm32-mdma: correct desc prep when channel
running
On Mon, 09 Oct 2023 10:24:50 +0200, Amelie Delaunay wrote:
> In case of the prep descriptor while the channel is already running, the
> CCR register value stored into the channel could already have its EN bit
> set. This would lead to a bad transfer since, at start transfer time,
> enabling the channel while other registers aren't yet properly set.
> To avoid this, ensure to mask the CCR_EN bit when storing the ccr value
> into the mdma channel structure.
>
> [...]
Applied, thanks!
[1/1] dmaengine: stm32-mdma: correct desc prep when channel running
commit: 03f25d53b145bc2f7ccc82fc04e4482ed734f524
Best regards,
--
~Vinod
Powered by blists - more mailing lists