[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <a65fd79f-e0d3-4618-9579-d4a19ba91302@sifive.com>
Date: Tue, 17 Oct 2023 13:38:39 -0500
From: Samuel Holland <samuel.holland@...ive.com>
To: Sunil V L <sunilvl@...tanamicro.com>,
linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-acpi@...r.kernel.org
Cc: Anup Patel <apatel@...tanamicro.com>,
Albert Ou <aou@...s.berkeley.edu>,
"Rafael J . Wysocki" <rafael@...nel.org>,
Atish Kumar Patra <atishp@...osinc.com>,
Conor Dooley <conor.dooley@...rochip.com>,
Palmer Dabbelt <palmer@...belt.com>,
Paul Walmsley <paul.walmsley@...ive.com>,
Andrew Jones <ajones@...tanamicro.com>,
Ard Biesheuvel <ardb@...nel.org>, Len Brown <lenb@...nel.org>
Subject: Re: [PATCH v3 -next 3/3] RISC-V: cacheflush: Initialize CBO variables
on ACPI systems
On 2023-10-16 11:49 AM, Sunil V L wrote:
> Initialize the CBO variables on ACPI based systems using information in
> RHCT.
>
> Signed-off-by: Sunil V L <sunilvl@...tanamicro.com>
> ---
> arch/riscv/mm/cacheflush.c | 25 +++++++++++++++++++------
> 1 file changed, 19 insertions(+), 6 deletions(-)
Reviewed-by: Samuel Holland <samuel.holland@...ive.com>
Powered by blists - more mailing lists