[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20231025-pang-unstuffed-4d8bf48baf21@spud>
Date: Wed, 25 Oct 2023 15:12:20 +0100
From: Conor Dooley <conor@...nel.org>
To: shravan chippa <shravan.chippa@...rochip.com>
Cc: green.wan@...ive.com, vkoul@...nel.org, robh+dt@...nel.org,
krzysztof.kozlowski+dt@...aro.org, palmer@...belt.com,
paul.walmsley@...ive.com, conor+dt@...nel.org,
dmaengine@...r.kernel.org, devicetree@...r.kernel.org,
linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org,
nagasuresh.relli@...rochip.com, praveen.kumar@...rochip.com
Subject: Re: [PATCH v3 4/4] riscv: dts: microchip: add specific compatible
for mpfs' pdma
On Wed, Oct 25, 2023 at 03:52:51PM +0530, shravan chippa wrote:
> From: Shravan Chippa <shravan.chippa@...rochip.com>
>
> Add specific compatible for PolarFire SoC for The SiFive PDMA driver
>
Reviewed-by: Conor Dooley <conor.dooley@...rochip.com>
Thanks,
Conor.
> Signed-off-by: Shravan Chippa <shravan.chippa@...rochip.com>
> ---
> arch/riscv/boot/dts/microchip/mpfs.dtsi | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/arch/riscv/boot/dts/microchip/mpfs.dtsi b/arch/riscv/boot/dts/microchip/mpfs.dtsi
> index 104504352e99..f43486e9a090 100644
> --- a/arch/riscv/boot/dts/microchip/mpfs.dtsi
> +++ b/arch/riscv/boot/dts/microchip/mpfs.dtsi
> @@ -221,7 +221,7 @@ plic: interrupt-controller@...0000 {
> };
>
> pdma: dma-controller@...0000 {
> - compatible = "sifive,fu540-c000-pdma", "sifive,pdma0";
> + compatible = "microchip,mpfs-pdma", "sifive,pdma0";
> reg = <0x0 0x3000000 0x0 0x8000>;
> interrupt-parent = <&plic>;
> interrupts = <5 6>, <7 8>, <9 10>, <11 12>;
> --
> 2.34.1
>
Download attachment "signature.asc" of type "application/pgp-signature" (229 bytes)
Powered by blists - more mailing lists