lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Thu, 26 Oct 2023 18:33:39 +0200
From:   Sebastian Fricke <>
To:     Krzysztof Kozlowski <>
Cc:     Devarsh Thakkar <>,
        Krzysztof Kozlowski <>,
        NXP Linux Team <>,
        Conor Dooley <>,
        Mauro Carvalho Chehab <>,
        Jackson Lee <>,
        Hans Verkuil <>,
        Sascha Hauer <>,
        Rob Herring <>,
        Pengutronix Kernel Team <>,
        Shawn Guo <>,
        Philipp Zabel <>,
        Nas Chung <>,
        Fabio Estevam <>,, Tomasz Figa <>,,
        Nicolas Dufresne <>,, Robert Beckett <>,,,
        Darren Etheridge <>,
        "Bajjuri, Praneeth" <>,
        "Raghavendra, Vignesh" <>,
        "Bhatia, Aradhya" <>,
        "Luthra, Jai" <>,
        "Brnich, Brandon" <>,
        "Pothukuchi, Vijay" <>
Subject: Re: [PATCH v13 6/8] media: dt-bindings: wave5: add Chips&Media 521c
 codec IP support

Hey Krzysztof,

On 22.10.2023 18:12, Krzysztof Kozlowski wrote:
>On 17/10/2023 15:39, Devarsh Thakkar wrote:
>>> +required:
>>> +  - compatible
>>> +  - reg
>>> +  - clocks
>>> +  - interrupts
>>> +
>> Is it possible to keep interrupts property as optional given HW can still work
>> without it if SW does polling of ISR using registers?
>> The reason to ask is in TI AM62A SoC (which also uses this codec) there is an
>> SoC errata of missing interrupt line to A53 and we are using SW based polling
>> locally to run the driver.
>> We were planning to upstream that SW based polling support patch in CnM driver
>> once this base initial driver patch series gets merged, but just wanted to
>> check if upfront it is possible to have interrupts property as optional so
>> that we don't have to change the binding doc again to make it optional later on.
>> Also note that the polling patch won't be specific to AM62A, other SoC's too
>> which use this wave5 hardware if they want can enable polling by choice (by
>> removing interrupt property)
>> Could you please share your opinion on this ?
>You know, if you do not have interrupt line connected, how could it be
>required, right? If the hardware does not require interrupt to be
>connected then bindings should not require it.

Alright, so I will make the interrupt optional in the DT binding.
By simply removing it from this list:

   - compatible
   - reg
   - clocks
   - interrupts

Is it possible to make it required later on for certain SoC by adding
something along the lines of:

   - if:
               - soc_compatible...
         interrupts: true


>Best regards,


>Kernel mailing list --
>To unsubscribe send an email to

Powered by blists - more mailing lists