[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20231027182236.GA2853373-robh@kernel.org>
Date: Fri, 27 Oct 2023 13:22:36 -0500
From: Rob Herring <robh@...nel.org>
To: Conor Dooley <conor@...nel.org>
Cc: Emil Renner Berthing <emil.renner.berthing@...onical.com>,
linux-riscv@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Palmer Dabbelt <palmer@...belt.com>,
Paul Walmsley <paul.walmsley@...ive.com>
Subject: Re: [PATCH 1/4] dt-bindings: cache: sifive,ccache0: Add StarFive
JH7100 compatible
On Thu, Oct 26, 2023 at 02:10:37PM +0100, Conor Dooley wrote:
> On Wed, Oct 25, 2023 at 11:56:37AM -0700, Emil Renner Berthing wrote:
> > This cache controller is also used on the StarFive JH7100 SoC.
> > Unfortunately it needs a quirk to work properly, so add dedicated
> > compatible string to be able to match it.
> >
> > Signed-off-by: Emil Renner Berthing <emil.renner.berthing@...onical.com>
>
> Reviewed-by: Conor Dooley <conor.dooley@...rochip.com>
Did you want me to pick this up? Or you or Palmer will?
Rob
Powered by blists - more mailing lists