[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <418b98b5-738b-491d-b5a2-692fd26dbf98@linaro.org>
Date: Mon, 13 Nov 2023 15:46:44 +0100
From: Neil Armstrong <neil.armstrong@...aro.org>
To: Linus Walleij <linus.walleij@...aro.org>
Cc: Andy Gross <agross@...nel.org>,
Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio <konrad.dybcio@...aro.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>,
linux-arm-msm@...r.kernel.org, linux-gpio@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Subject: Re: [PATCH v3 0/3] pinctrl: qcom: Introduce Pinctrl/GPIO for SM8650
Hi Linus,
On 13/11/2023 15:06, Linus Walleij wrote:
> On Mon, Nov 6, 2023 at 9:32 AM Neil Armstrong <neil.armstrong@...aro.org> wrote:
>
>> The SM8650 Top Level Mode Multiplexer supports 211 GPIOs,
>> and the usual UFS Reset, SDC Clk/Cmd/Data special pins.
>>
>> An handful of pins can have their IRQ generated by the PDC
>> module, and for this support for the new wakeup_present &
>> wakeup_enable_bit is required to allow the "wakeup" event
>> to be passed to PDC and generate an interrupt or a wakeup
>> system event.
>>
>> As SM8550, it also supports the i2c_pull_bit bit to enable the
>> on-SoC load resistor for I2C busses.
>>
>> Dependencies: None
>>
>> For convenience, a regularly refreshed linux-next based git tree containing
>> all the SM8650 related work is available at:
>> https://git.codelinaro.org/neil.armstrong/linux/-/tree/topic/sm8650/upstream/integ
>>
>> Signed-off-by: Neil Armstrong <neil.armstrong@...aro.org>
>
> Patches applied, unless Bjorn has some last minutes regrets,
> they are in.
>
> Had to rebase the last patch manually because of Krzysztof's
> LPASS driver, check the result pls.
Will check, thanks.
Neil
>
> Yours,
> Linus Walleij
Powered by blists - more mailing lists