lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <64ac9f61-9a87-4d91-bab7-41cb10245de3@ti.com>
Date:   Fri, 17 Nov 2023 16:31:31 -0600
From:   Andrew Davis <afd@...com>
To:     Nishanth Menon <nm@...com>, Vignesh Raghavendra <vigneshr@...com>,
        Tero Kristo <kristo@...nel.org>,
        Rob Herring <robh+dt@...nel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
        Conor Dooley <conor+dt@...nel.org>
CC:     <linux-arm-kernel@...ts.infradead.org>,
        <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH 1/8] arm64: dts: ti: k3-am64: Convert serdes_ln_ctrl node
 into reg-mux

On 11/17/23 4:29 PM, Andrew Davis wrote:
> This removes a dependency on the parent node being a syscon node.
> Convert from mmio-mux to reg-mux adjusting node name and properties
> as needed.
> 
> Signed-off-by: Andrew Davis <afd@...com>
> ---

This series depends on this driver fix[0].

Andrew

[0] https://lore.kernel.org/lkml/20231025161247.1283319-1-afd@ti.com/

>   arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 7 ++++---
>   1 file changed, 4 insertions(+), 3 deletions(-)
> 
> diff --git a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi
> index 0be642bc1b86d..d630cbe6d7eb9 100644
> --- a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi
> +++ b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi
> @@ -51,10 +51,11 @@ chipid@14 {
>   			reg = <0x00000014 0x4>;
>   		};
>   
> -		serdes_ln_ctrl: mux-controller {
> -			compatible = "mmio-mux";
> +		serdes_ln_ctrl: mux-controller@...0 {
> +			compatible = "reg-mux";
> +			reg = <0x4080 0x4>;
>   			#mux-control-cells = <1>;
> -			mux-reg-masks = <0x4080 0x3>; /* SERDES0 lane0 select */
> +			mux-reg-masks = <0x0 0x3>; /* SERDES0 lane0 select */
>   		};
>   
>   		phy_gmii_sel: phy@...4 {

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ