[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20231122-vocalize-splotchy-1cb4f171dda0@spud>
Date: Wed, 22 Nov 2023 11:59:22 +0000
From: Conor Dooley <conor@...nel.org>
To: linux-riscv@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
Emil Renner Berthing <emil.renner.berthing@...onical.com>
Cc: conor@...nel.org, Conor Dooley <conor.dooley@...rochip.com>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Palmer Dabbelt <palmer@...belt.com>,
Paul Walmsley <paul.walmsley@...ive.com>,
Cristian Ciocaltea <cristian.ciocaltea@...labora.com>
Subject: Re: [PATCH v2 0/2] soc: sifive: ccache: Add StarFive JH7100 support
From: Conor Dooley <conor.dooley@...rochip.com>
On Tue, 31 Oct 2023 15:14:42 +0100, Emil Renner Berthing wrote:
> This series adds support for the StarFive JH7100 SoC to the SiFive cache
> controller driver. The JH7100 was a "development version" of the JH7110
> used on the BeagleV Starlight and VisionFive V1 boards. It has
> non-coherent peripheral DMAs but was designed before the standard RISC-V
> Zicbom extension, so it neeeds support in this driver for non-standard
> cache management.
>
> [...]
Applied to riscv-cache-for-next, thanks! I still need to figure out how
I want to put things into linux-next as Arnd wants these cache driver
things in a PR of their own.
[1/2] dt-bindings: cache: sifive,ccache0: Add StarFive JH7100 compatible
https://git.kernel.org/conor/c/3d70b9853b44
[2/2] soc: sifive: ccache: Add StarFive JH7100 support
https://git.kernel.org/conor/c/0d5701dc9cd6
Thanks,
Conor.
Powered by blists - more mailing lists