linux-kernel - RE: [PATCH v5 2/4] PCI: layerscape: Add suspend/resume for ls1021a

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <AM0PR04MB59568824DB8F8509363471B38B81A@AM0PR04MB5956.eurprd04.prod.outlook.com>
Date:   Fri, 1 Dec 2023 16:57:54 +0000
From:   Roy Zang <roy.zang@....com>
To:     Frank Li <frank.li@....com>,
        "manivannan.sadhasivam@...aro.org" <manivannan.sadhasivam@...aro.org>
CC:     "bhelgaas@...gle.com" <bhelgaas@...gle.com>,
        "imx@...ts.linux.dev" <imx@...ts.linux.dev>,
        "kw@...ux.com" <kw@...ux.com>,
        "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        "linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>,
        "linuxppc-dev@...ts.ozlabs.org" <linuxppc-dev@...ts.ozlabs.org>,
        "lpieralisi@...nel.org" <lpieralisi@...nel.org>,
        "M.H. Lian" <minghuan.lian@....com>,
        Mingkai Hu <mingkai.hu@....com>,
        "robh@...nel.org" <robh@...nel.org>
Subject: RE: [PATCH v5 2/4] PCI: layerscape: Add suspend/resume for ls1021a

> From: Frank Li <frank.li@....com>
> Subject: [PATCH v5 2/4] PCI: layerscape: Add suspend/resume for ls1021a
> 
> Add suspend/resume support for Layerscape LS1021a.
> 
> In the suspend path, PME_Turn_Off message is sent to the endpoint to
> transition the link to L2/L3_Ready state. In this SoC, there is no way to check if
> the controller has received the PME_To_Ack from the endpoint or not. So to be
> on the safer side, the driver just waits for PCIE_PME_TO_L2_TIMEOUT_US
> before asserting the SoC specific PMXMTTURNOFF bit to complete the
> PME_Turn_Off handshake. Then the link would enter L2/L3 state depending on
> the VAUX supply.
> 
> In the resume path, the link is brought back from L2 to L0 by doing a software
> reset.
> 
> Signed-off-by: Frank Li <Frank.Li@....com>
Acked-by:  Roy Zang <Roy.Zang@....com>
Roy