[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20231201121410.95298-2-jeeheng.sia@starfivetech.com>
Date: Fri, 1 Dec 2023 20:14:05 +0800
From: Sia Jee Heng <jeeheng.sia@...rfivetech.com>
To: <kernel@...il.dk>, <robh+dt@...nel.org>,
<krzysztof.kozlowski+dt@...aro.org>, <krzk@...nel.org>,
<conor+dt@...nel.org>, <paul.walmsley@...ive.com>,
<palmer@...belt.com>, <aou@...s.berkeley.edu>,
<daniel.lezcano@...aro.org>, <tglx@...utronix.de>,
<conor@...nel.org>, <anup@...infault.org>,
<gregkh@...uxfoundation.org>, <jirislaby@...nel.org>,
<michal.simek@....com>, <michael.zhu@...rfivetech.com>,
<drew@...gleboard.org>
CC: <devicetree@...r.kernel.org>, <linux-riscv@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>, <jeeheng.sia@...rfivetech.com>,
<leyfoon.tan@...rfivetech.com>,
Conor Dooley <conor.dooley@...rochip.com>
Subject: [PATCH v3 1/6] dt-bindings: riscv: Add StarFive Dubhe compatibles
Add new compatible strings for Dubhe-80 and Dubhe-90. These are
RISC-V cpu core from StarFive Technology and are used in StarFive
JH8100 SoC.
Signed-off-by: Sia Jee Heng <jeeheng.sia@...rfivetech.com>
Reviewed-by: Ley Foon Tan <leyfoon.tan@...rfivetech.com>
Acked-by: Conor Dooley <conor.dooley@...rochip.com>
---
Documentation/devicetree/bindings/riscv/cpus.yaml | 2 ++
1 file changed, 2 insertions(+)
diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml
index f392e367d673..0dd2d2ce4fcd 100644
--- a/Documentation/devicetree/bindings/riscv/cpus.yaml
+++ b/Documentation/devicetree/bindings/riscv/cpus.yaml
@@ -45,6 +45,8 @@ properties:
- sifive,u7
- sifive,u74
- sifive,u74-mc
+ - starfive,dubhe-80
+ - starfive,dubhe-90
- thead,c906
- thead,c910
- thead,c920
--
2.34.1
Powered by blists - more mailing lists