lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ead56142-e0a5-d061-b8f9-02add7a3b211@huawei.com>
Date:   Tue, 5 Dec 2023 11:56:32 +0800
From:   Yicong Yang <yangyicong@...wei.com>
To:     Junhao He <hejunhao3@...wei.com>, <will@...nel.org>,
        <jonathan.cameron@...wei.com>, <linux-kernel@...r.kernel.org>
CC:     <yangyicong@...ilicon.com>, <linux-arm-kernel@...ts.infradead.org>,
        <linuxarm@...wei.com>, <prime.zeng@...ilicon.com>
Subject: Re: [PATCH] drivers/perf: hisi: Fix some event id for HiSilicon UC
 pmu

On 2023/12/4 19:04, Junhao He wrote:
> Some event id of HiSilicon uncore UC PMU driver is incorrect, fix them.
> 
> Fixes: 312eca95e28d ("drivers/perf: hisi: Add support for HiSilicon UC PMU driver")
> Signed-off-by: Junhao He <hejunhao3@...wei.com>

Reviewed-by: Yicong Yang <yangyicong@...ilicon.com>

> ---
>  drivers/perf/hisilicon/hisi_uncore_uc_pmu.c | 4 ++--
>  1 file changed, 2 insertions(+), 2 deletions(-)
> 
> diff --git a/drivers/perf/hisilicon/hisi_uncore_uc_pmu.c b/drivers/perf/hisilicon/hisi_uncore_uc_pmu.c
> index 63da05e5831c..636fb79647c8 100644
> --- a/drivers/perf/hisilicon/hisi_uncore_uc_pmu.c
> +++ b/drivers/perf/hisilicon/hisi_uncore_uc_pmu.c
> @@ -383,8 +383,8 @@ static struct attribute *hisi_uc_pmu_events_attr[] = {
>  	HISI_PMU_EVENT_ATTR(cpu_rd,		0x10),
>  	HISI_PMU_EVENT_ATTR(cpu_rd64,		0x17),
>  	HISI_PMU_EVENT_ATTR(cpu_rs64,		0x19),
> -	HISI_PMU_EVENT_ATTR(cpu_mru,		0x1a),
> -	HISI_PMU_EVENT_ATTR(cycles,		0x9c),
> +	HISI_PMU_EVENT_ATTR(cpu_mru,		0x1c),
> +	HISI_PMU_EVENT_ATTR(cycles,		0x95),
>  	HISI_PMU_EVENT_ATTR(spipe_hit,		0xb3),
>  	HISI_PMU_EVENT_ATTR(hpipe_hit,		0xdb),
>  	HISI_PMU_EVENT_ATTR(cring_rxdat_cnt,	0xfa),
> 

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ