[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20231206145041.667900-1-heiko@sntech.de>
Date: Wed, 6 Dec 2023 15:50:41 +0100
From: Heiko Stuebner <heiko@...ech.de>
To: lpieralisi@...nel.org, kw@...ux.com, bhelgaas@...gle.com
Cc: robh@...nel.org, krzysztof.kozlowski+dt@...aro.org,
conor+dt@...nel.org, heiko@...ech.de, linux-pci@...r.kernel.org,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-rockchip@...ts.infradead.org, linux-kernel@...r.kernel.org,
quentin.schulz@...obroma-systems.com,
Heiko Stuebner <heiko.stuebner@...rry.de>
Subject: [PATCH] dt-bindings: PCI: dwc: rockchip: document optional pcie reference clock input
From: Heiko Stuebner <heiko.stuebner@...rry.de>
On some boards the 100MHz PCIe reference clock to both controller and
devices is controllable. Add that clock to the list of clocks.
The clock is optional, so the minItems stays the same.
Signed-off-by: Heiko Stuebner <heiko.stuebner@...rry.de>
---
Documentation/devicetree/bindings/pci/rockchip-dw-pcie.yaml | 2 ++
1 file changed, 2 insertions(+)
diff --git a/Documentation/devicetree/bindings/pci/rockchip-dw-pcie.yaml b/Documentation/devicetree/bindings/pci/rockchip-dw-pcie.yaml
index 1ae8dcfa072c..5f719218c472 100644
--- a/Documentation/devicetree/bindings/pci/rockchip-dw-pcie.yaml
+++ b/Documentation/devicetree/bindings/pci/rockchip-dw-pcie.yaml
@@ -49,6 +49,7 @@ properties:
- description: APB clock for PCIe
- description: Auxiliary clock for PCIe
- description: PIPE clock
+ - description: Reference clock for PCIe
clock-names:
minItems: 5
@@ -59,6 +60,7 @@ properties:
- const: pclk
- const: aux
- const: pipe
+ - const: ref
interrupts:
items:
--
2.39.2
Powered by blists - more mailing lists