[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <13272300-1d7e-92e8-020e-54d9cfd12ca7@amd.com>
Date: Thu, 7 Dec 2023 19:51:43 +0530
From: Ravi Bangoria <ravi.bangoria@....com>
To: kan.liang@...ux.intel.com, acme@...nel.org, irogers@...gle.com,
peterz@...radead.org, mingo@...hat.com, namhyung@...nel.org,
jolsa@...nel.org, adrian.hunter@...el.com, john.g.garry@...cle.com,
will@...nel.org, james.clark@....com, mike.leach@...aro.org,
leo.yan@...aro.org, yuhaixin.yhx@...ux.alibaba.com,
renyu.zj@...ux.alibaba.com, tmricht@...ux.ibm.com,
linux-kernel@...r.kernel.org, linux-perf-users@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
Ravi Bangoria <ravi.bangoria@....com>
Subject: Re: [PATCH 1/6] perf mem: Add mem_events into the supported perf_pmu
Hi Kan,
> +void perf_pmu__arch_init(struct perf_pmu *pmu)
> +{
> + if (strcmp(pmu->name, "arm_spe_0"))
if (!strcmp(...))
> + if (x86__is_amd_cpu()) {
> + if (strcmp(pmu->name, "ibs_op"))
Ditto.
Thanks,
Ravi
Powered by blists - more mailing lists